index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
/
isa
/
insts
/
general_purpose
/
input_output
Age
Commit message (
Expand
)
Author
2011-03-01
X86: Mark IO reads and writes as non-speculative.
Gabe Black
2010-05-23
copyright: Change HP copyright on x86 code to be more friendly
Nathan Binkert
2009-02-27
X86: Make instructions that use intseg preserve all 8 bytes of their addresses.
Gabe Black
2009-02-25
X86: Do a merge for the zero extension microop.
Gabe Black
2008-10-12
X86: Create a SeqOp class of microops and make Br one of them.
Gabe Black
2008-06-12
X86: Make string instructions work when rcx=0.
Gabe Black
2008-06-12
X86: Bypass unaligned access support for register addressed MSRs.
Gabe Black
2008-01-12
X86: Fix the general IO instructions dataSize.
Gabe Black
2007-11-12
X86: Change the meaning of the sext and zext width operand, and make sext set...
Gabe Black
2007-10-18
X86: Implement the string IO instructions, ins and outs.
Gabe Black
2007-10-18
X86: Implement the in/out instructions. These will still need support from th...
Gabe Black
2007-09-19
X86: Put in stubs for x87, 64 bit and 128 bit SIMD instruction microcode.
Gabe Black