index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
/
isa
/
insts
/
system
/
segmentation.py
Age
Commit message (
Expand
)
Author
2018-03-14
x86: Replace the .serializing directive with .serialize_(before|after).
Gabe Black
2015-07-20
x86: x86 instruction-implementation bug fixes
David Hashe
2011-05-06
X86: Fix the Lldt instructions so they load the ldtr and not the tr.
Gabe Black
2010-08-23
X86: Mark serializing macroops and regular instructions as such.
Gabe Black
2010-05-23
copyright: Change HP copyright on x86 code to be more friendly
Nathan Binkert
2009-09-16
X86: Fix setting the busy bit in the task descriptor in LTR.
Gabe Black
2009-04-19
X86: Explicitly use the right width in a few places that need a 64 bit value.
Gabe Black
2009-02-25
X86: Implement the lldt instruction.
Gabe Black
2009-02-25
X86: Rename oszForPseudoDesc maxOsz to reflect its more general use.
Gabe Black
2009-02-25
X86: Do a merge for the zero extension microop.
Gabe Black
2009-02-25
X86: Implement the LTR instruction.
Gabe Black
2008-10-12
X86: Implement the swapgs instruction.
Gabe Black
2007-12-01
X86: Reorganize segmentation and implement segment selector movs.
Gabe Black
2007-12-01
X86: Implement the LIDT instruction.
Gabe Black
2007-12-01
X86: Implement the lgdt instruction.
Gabe Black
