summaryrefslogtreecommitdiff
path: root/src/arch/x86/isa/insts/system
AgeCommit message (Expand)Author
2009-04-19X86: Explicitly use the right width in a few places that need a 64 bit value.Gabe Black
2009-04-19X86: Implement the save machine status word instruction (SMSW).Gabe Black
2009-04-19X86: Implement the load machine status word instruction (LMSW).Gabe Black
2009-02-27X86: Make instructions that use intseg preserve all 8 bytes of their addresses.Gabe Black
2009-02-25X86: Implement the lldt instruction.Gabe Black
2009-02-25X86: Implement CLTS.Gabe Black
2009-02-25X86: Rename oszForPseudoDesc maxOsz to reflect its more general use.Gabe Black
2009-02-25X86: Do a merge for the zero extension microop.Gabe Black
2009-02-25X86: Implement the LTR instruction.Gabe Black
2008-10-12X86: Implement the swapgs instruction.Gabe Black
2008-06-12X86: Bypass unaligned access support for register addressed MSRs.Gabe Black
2008-06-12X86: Add in some support for the tsc register.Gabe Black
2008-02-26X86: Implement the INVLPG instruction and the TIA microop.Gabe Black
2008-01-12X86: Fix the wrmsr instruction.Gabe Black
2007-12-01X86: Reorganize segmentation and implement segment selector movs.Gabe Black
2007-12-01X86: Implement the LIDT instruction.Gabe Black
2007-12-01X86: Implement the lgdt instruction.Gabe Black
2007-11-12X86: Fix a stupid typo where WRMSR and RDMSR were switched, and add a debug s...Gabe Black
2007-10-19X86: Impelement the HLT instruction and fix the "halt" microop.Gabe Black
2007-10-12X86: Implement MSR reads and writes and the wrsmr and rdmsr instructions.Gabe Black
2007-10-02X86: Add classes for the actual x86 faults.Gabe Black
2007-07-20Implement UD2 and replace the place holder in the decoder.Gabe Black