summaryrefslogtreecommitdiff
path: root/src/arch/x86/isa/insts
AgeCommit message (Expand)Author
2009-07-08X86: Fix a bug in IRET_PROT's microcode. The immediate form of sra was intended.Gabe Black
2009-05-28X86: Keep track of more descriptor state to accomodate KVM.Gabe Black
2009-04-19X86: Implement a locking version of XADD.Gabe Black
2009-04-19X86: Implement a locking version of BTC.Gabe Black
2009-04-19X86: Implement a locking version of BTR.Gabe Black
2009-04-19X86: Implement a locking version of CMPXCHG.Gabe Black
2009-04-19X86: Implement a locking version of BTS.Gabe Black
2009-04-19X86: Implement a locking version of DEC.Gabe Black
2009-04-19X86: Implement a locking version of INC.Gabe Black
2009-04-19X86: Implement a locking version of NEG.Gabe Black
2009-04-19X86: Implement a locking version of NOT.Gabe Black
2009-04-19X86: Implement a locking version of XCHG.Gabe Black
2009-04-19X86: Implement a locking version of XOR.Gabe Black
2009-04-19X86: Implement a locking version of SUB.Gabe Black
2009-04-19X86: Implement a locking version of AND.Gabe Black
2009-04-19X86: Implement a locking version of SBB.Gabe Black
2009-04-19X86: Implement a locking version of ADC.Gabe Black
2009-04-19X86: Implement a locking version of OR.Gabe Black
2009-04-19X86: Implement a locking version of ADD.Gabe Black
2009-04-19X86: Make the TEST instruction set all the flags it's supposed to.Gabe Black
2009-04-19X86: Explicitly use the right width in a few places that need a 64 bit value.Gabe Black
2009-04-19X86: Implement far jmp.Gabe Black
2009-04-19X86: Make the interrupt entering microcode record the value to use, not actua...Gabe Black
2009-04-19X86: Implement the save machine status word instruction (SMSW).Gabe Black
2009-04-19X86: Implement the load machine status word instruction (LMSW).Gabe Black
2009-04-19X86: Fix the mov to segment selector in real mode instruction microcode.Gabe Black
2009-04-19X86: Implement the INIT IPI.Gabe Black
2009-02-27X86: Implement shrd.Gabe Black
2009-02-27X86: Set address size to 64 bits when generating addresses internally.Gabe Black
2009-02-27X86: Make instructions that use intseg preserve all 8 bytes of their addresses.Gabe Black
2009-02-27X86: Compute shift instruction flags correctly.Gabe Black
2009-02-25X86: Implement IST stack switching.Gabe Black
2009-02-25X86: Implement the lldt instruction.Gabe Black
2009-02-25X86: Make rdcr use merge and the mov to control register instructions use the...Gabe Black
2009-02-25X86: Implement CLTS.Gabe Black
2009-02-25X86: Make the segment register reading microops use merge.Gabe Black
2009-02-25X86: Implement the mov to debug register intructions.Gabe Black
2009-02-25X86: Rename oszForPseudoDesc maxOsz to reflect its more general use.Gabe Black
2009-02-25X86: Fix a few bugs with the segment register instructions in real mode.Gabe Black
2009-02-25X86: Do a merge for the zero extension microop.Gabe Black
2009-02-25X86: Implement a basic prefetch instruction.Gabe Black
2009-02-25X86: Update CS later so stack accesses have the right permission checks.Gabe Black
2009-02-25X86: Use atCPL0 for accesses that are part of CPU machinery.Gabe Black
2009-02-25X86: Move where CS is set so CPL checks work out.Gabe Black
2009-02-25X86: Implement the sysret instruction in long mode.Gabe Black
2009-02-25X86: Implement the longmode versions of the syscall instruction.Gabe Black
2009-02-25X86: Make exceptions handle stack switching.Gabe Black
2009-02-25X86: Implement the LTR instruction.Gabe Black
2009-02-01X86: All x86 fault classes now attempt to do something useful.Gabe Black
2009-02-01X86: Make the long mode interrupt/exception microcode handle an error code.Gabe Black
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-15 16:59:04 +0000