index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
/
isa
/
microops
Age
Commit message (
Expand
)
Author
2007-06-18
Add in incomplete pick and merge functions which read and write pieces of reg...
Gabe Black
2007-06-14
Fix limm.
Gabe Black
2007-06-13
Move load/store microops into their own file. They still don't do anything, t...
Gabe Black
2007-06-13
Fix the immediate version of register operations, and get their name to show ...
Gabe Black
2007-06-12
Make microOp vs microop and macroOp vs macroop capitilization consistent.
Gabe Black
2007-06-08
Fix the formatting on a comment.
Gabe Black
2007-06-08
Big changes to use the new microcode assembler.
Gabe Black
2007-06-04
Make limm (load immediate) microop
Gabe Black
2007-06-04
Reworking x86's microcode system. This is a work in progress, and X86 doesn't...
Gabe Black
2007-04-10
Include the new GenFault microop.
Gabe Black
2007-04-10
Reworked x86 a bit
Gabe Black
2007-04-06
Consolidated the microcode assembler to help separate it from more x86-centri...
Gabe Black
2007-04-06
Refactored the x86 isa description some more. There should be more seperation...
Gabe Black
2007-04-04
The process of going from an instruction definition to an instruction to be r...
Gabe Black
2007-03-29
Add code to generate register and immediate based integer op microop classes.
Gabe Black