index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
/
isa
/
operands.isa
Age
Commit message (
Expand
)
Author
2007-08-29
X86: Add operands to handle floating point registers.
Gabe Black
2007-08-29
X86: Flesh out register indexing constants.
Gabe Black
2007-08-07
X86: Make a microcode branch microop.
Gabe Black
2007-08-04
X86: Start implementing segmentation support.
Gabe Black
2007-07-30
X86: Take into account the regular registers and the microcode registers when...
Gabe Black
2007-07-30
Make the register indices use the appropriate "fold" bit.
Gabe Black
2007-07-19
x86 fixes
Gabe Black
2007-07-17
Add in operand which holds the condition code bits of the flag register.
Gabe Black
2007-06-19
Get rid of the immediate and displacement components of the EmulEnv struct an...
Gabe Black
2007-06-04
Reworking x86's microcode system. This is a work in progress, and X86 doesn't...
Gabe Black
2007-04-04
The process of going from an instruction definition to an instruction to be r...
Gabe Black
2007-03-29
Add code to generate register and immediate based integer op microop classes.
Gabe Black
2007-03-21
Add a junk operand. With no operands, the parser breaks.
Gabe Black
2007-03-05
Stub decoder. This is probably even farther from finished than it looks...
Gabe Black