Age | Commit message (Collapse) | Author |
|
--HG--
rename : src/arch/x86/isa/insts/sse/__init__.py => src/arch/x86/isa/insts/simd128/__init__.py
extra : convert_revision : efb4405aebaa4a04f33572e7d078ceca45872d9c
|
|
--HG--
extra : convert_revision : f86330a5a9fea782ee63aaa18ca964fb6f9cef0b
|
|
overflow flags like they're supposed to.
--HG--
extra : convert_revision : c0523a5bbf53375ce979ca7d98a95e465be66fbe
|
|
--HG--
extra : convert_revision : 303ea45f69f7805361ad877fe6bb43fbc3dfd7a6
|
|
--HG--
extra : convert_revision : c384391175babb7cfdd3885ae9d9f1a9405ea44f
|
|
the patent.
--HG--
extra : convert_revision : 6fcf5dee440288d8bf92f6c5c2f97ef019975536
|
|
--HG--
extra : convert_revision : 333c4a3464d708d4d8cea88931259ab96c2f75ed
|
|
--HG--
extra : convert_revision : c820d1250f505911a341ced42d4f73796ea77f87
|
|
--HG--
extra : convert_revision : 1f503e1cae0374e62e6254e8073e903adc29d067
|
|
--HG--
extra : convert_revision : ddc6e7e95111189d43f75bf84cd3d82433d982b3
|
|
to be with the other ones.
--HG--
extra : convert_revision : ee0b5acde08d12c51a5282efb58d1ac72e0779af
|
|
--HG--
extra : convert_revision : 949737d0f5d6fe4aa77cc4680d0c88caab3e8174
|
|
This fixes a problem where interpreting arbitrary bits as floating point would
change what the value was. These values are legitimate because the fp
registers could be used to move around arbitrary data.
--HG--
extra : convert_revision : f1d7159ba137702b5722cc7c1b64ed7dd06c21de
|
|
--HG--
extra : convert_revision : af27f26ae810ebaae13faa572c5b4eb074620d91
|
|
--HG--
extra : convert_revision : 7e0595ef542fbfb701bfac7e9ac4648349a92b26
|
|
--HG--
extra : convert_revision : 2a1aa16709db940f5f40bbd84ca082f26b03b9c5
|
|
--HG--
extra : convert_revision : 442a5f8b9216638e4e6898f89eacb8695719e20f
|
|
--HG--
extra : convert_revision : ddf739e591e4414ade37b806a88f3c11292627e2
|
|
--HG--
extra : convert_revision : 348aa081067728afa14dc5b609fc7e26dbc5fad5
|
|
it still needed.
--HG--
extra : convert_revision : 86ee0e2bf716d52c34ee731727d6366935f103ed
|
|
The new implementation uses metaclass, and gives a lot more precise control
with a lot less verbosity. The flags/no flags reg/imm variants are all handled
by the same python class now which supplies a constructor to the right C++
class based on context.
--HG--
extra : convert_revision : 712e3ec6de7a5a038da083f79635fd7a687d56e5
|
|
--HG--
extra : convert_revision : 71e58dd6dd6918ee403f2e332c47e29acdace464
|
|
--HG--
extra : convert_revision : 2aeb1c05205f8ea8f7484e8bacf3fbbc581defd2
|
|
--HG--
extra : convert_revision : a5a73e0ddd39144d2aeeb9cc6a299516752fd4c2
|
|
--HG--
extra : convert_revision : dddb20fe48c0ae9de7cd0ba1a1467ecb690056c1
|
|
--HG--
extra : convert_revision : a9d6d3568cd2c6a65df91bf56ee1e43523f04630
|
|
--HG--
extra : convert_revision : 153a055e888d8c47d59758a599dbd38f63008137
|
|
--HG--
extra : convert_revision : 2e8289dbd3f5dda1221014d4ed0e9450f60de0cf
|
|
--HG--
extra : convert_revision : 56eedc076bbb7962c3976599a15ed93c7cb154c0
|
|
--HG--
extra : convert_revision : 1a2813b2e7d3e0e02c8f1474f372de5cf16e7d7b
|
|
This includes the most of the SSE stuff, but not some of the "groups" of
instructions.
--HG--
extra : convert_revision : 4725c34f3d73971ae1763611685c5877b6c51412
|
|
--HG--
extra : convert_revision : c551f51cdda46df99370363ed2d70916db8413eb
|
|
machine returns.
--HG--
extra : convert_revision : e6619da11f43bbe025ceabd06387dd24e1cd883b
|
|
The labels on these lines will be associated with whatever the next microop
is.
--HG--
extra : convert_revision : 80c260e48ec1c16e6325061608e37c95a0610cfa
|
|
--HG--
extra : convert_revision : 527c1cacdd20ab162859bba7f9a6bed33afa2d4f
|
|
--HG--
extra : convert_revision : 9d7ca286ba7709175fa75226320601acce4ced98
|
|
--HG--
extra : convert_revision : 0d6b783b2246b8ad8d91e4c63e407307ee11c651
|
|
The flag mechanism for microops needs to be fleshd out a little more to allow
for custom flag calculation methods for certain microops. Shift is an example
where the rules for calculating OF and CF are unique.
--HG--
extra : convert_revision : 91981a00c1efd05db702fffa9cea51f912583013
|
|
--HG--
extra : convert_revision : 42f68010e6498aceb7ed25da278093e99150e4df
|
|
Fixed the asz assembler symbol.
Adjusted the condion checks to have appropriate options.
Implemented the SCAS microcode.
Attached SCAS into the decoder.
--HG--
extra : convert_revision : 17bf9ddae6bc2069e43b076f8f83c4e54fb7966c
|
|
repne prefixes.
--HG--
extra : convert_revision : 205fbbb947258bc0ef2915e22d5b32a3df1a1ce2
|
|
--HG--
extra : convert_revision : 00a36a80a1945806aac9fa7d9d6a3906465dcad2
|
|
Also some touch up for ruflag.
--HG--
extra : convert_revision : 829947169af25ca6573f53b9430707101c75cc23
|
|
--HG--
extra : convert_revision : 566841577bf4a98cac0b65292fe0f7daf89a9203
|
|
There is a fundemental flaw in how unaligned accesses are supported, but this
is still an improvement.
--HG--
extra : convert_revision : 1c20b524ac24cd4a812c876b067495ee6a7ae29f
|
|
REX prefix.
The only cases where this was the correct behavior are now handled with the
"B" operand type, and doing things this way was breaking some instructions,
notably a shift.
--HG--
extra : convert_revision : 072346d4f541edaceba7aecc26ba8d2cd756e481
|
|
--HG--
extra : convert_revision : b9e172bcb9551edf65c63f26dfa07d771edf3e1e
|
|
Make instructions observe segment prefixes, default segment rules, segment
base addresses.
Also fix some microcode and add sib and riprel "keywords" to the x86
specialization of the microassembler.
--HG--
extra : convert_revision : be5a3b33d33f243ed6e1ad63faea8495e46d0ac9
|
|
The arch_prctl system call is used to set and get the FS and GS segment
bases. The FS segment is use for TLS, so glibc needs to be able to set it
up.
--HG--
extra : convert_revision : 79501491a15967a7a862add846ff88a934fb1b37
|
|
--HG--
extra : convert_revision : 073c6db0796cd2c11b8293b382b438a2a959b821
|