index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
/
isa
Age
Commit message (
Expand
)
Author
2007-04-04
The process of going from an instruction definition to an instruction to be r...
Gabe Black
2007-04-04
Reworking how x86's isa description works. I'm adopting the following definit...
Gabe Black
2007-04-03
A batch of changes and fixes. Macroops are now generated automatically, multi...
Gabe Black
2007-03-29
Made the MultiOp format do a little more. It now sets up single microop instr...
Gabe Black
2007-03-29
Add a microcode assembler. A microcode "program" is a series of statements. E...
Gabe Black
2007-03-29
Fidget with the syntax of the MultiOp format in anticipation of making it act...
Gabe Black
2007-03-29
Add code to generate register and immediate based integer op microop classes.
Gabe Black
2007-03-21
Add a junk operand. With no operands, the parser breaks.
Gabe Black
2007-03-21
Start implementing groups of instructions which do the same thing on differen...
Gabe Black
2007-03-21
Break out the one and two byte opcodes into different files. Also change what...
Gabe Black
2007-03-21
Missed a const
Gabe Black
2007-03-15
Make the predecoder an object with it's own switched header file. Start addin...
Gabe Black
2007-03-05
Stub decoder. This is probably even farther from finished than it looks...
Gabe Black