index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
/
miscregfile.hh
Age
Commit message (
Expand
)
Author
2009-07-08
Registers: Add an ISA object which replaces the MiscRegFile.
Gabe Black
2009-05-17
includes: sort includes again
Nathan Binkert
2009-05-17
types: Move stuff for global types into src/base/types.hh
Nathan Binkert
2009-04-26
X86: Precompute the default and alternate address and operand size and the st...
Gabe Black
2009-04-26
X86: Centralize updates to the handy M5 reg.
Gabe Black
2009-02-25
ISA: Get rid of the get*RegName functions.
Gabe Black
2008-10-12
Turn Interrupts objects into SimObjects. Also, move local APIC state into x86...
Gabe Black
2008-10-09
eventq: convert all usage of events to use the new API.
Nathan Binkert
2008-06-12
X86: Add an event for the apic timer timeout. It doesn't get used yet.
Gabe Black
2007-07-18
Fill out the miscreg file and add types to miscregs.hh
Gabe Black
2007-03-07
*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg
Ali Saidi
2007-03-05
Make the constructor (and all the other functions) public
Gabe Black
2007-03-05
x86 register file includes.
Gabe Black