index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
Age
Commit message (
Expand
)
Author
2016-01-17
cpu. arch: add initiateMemRead() to ExecContext interface
Steve Reinhardt
2016-01-17
arch: don't call *Timing functions from *Atomic versions
Steve Reinhardt
2016-01-17
arch: get rid of unused LargestRead typedef
Steve Reinhardt
2016-01-07
pseudo inst,util: Add optional key to initparam pseudo instruction
Gabor Dozsa
2015-12-18
arm: remote GDB: rationalize structure of register offsets
Boris Shingarov
2015-11-16
x86: Invalidating TLB entry on page fault
Swapnil Haria
2015-11-16
x86: cpuid: add family to warn() message
Bjoern A. Zeeb
2015-11-16
x86: pagetable walker: fix typo in comment
Bjoern A. Zeeb
2015-10-23
x86: Add missing explicit overrides for X86 devices
Andreas Hansson
2015-10-12
misc: Remove redundant compiler-specific defines
Andreas Hansson
2015-10-09
isa: Add parameter to pick different decoder inside ISA
Rekai Gonzalez Alberquilla
2015-10-06
x86: implement rcpps and rcpss SSE insts
Steve Reinhardt
2015-10-06
x86: implement fild, fucomi, and fucomip x87 insts
Steve Reinhardt
2015-09-30
cpu,isa,mem: Add per-thread wakeup logic
Mitch Hayenga
2015-09-30
isa,cpu: Add support for FS SMT Interrupts
Mitch Hayenga
2015-07-20
x86: x86 instruction-implementation bug fixes
David Hashe
2015-07-20
syscall: Add readlink to x86 with special case /proc/self/exe
David Hashe
2015-07-28
revert 5af8f40d8f2c
Nilay Vaish
2015-07-26
cpu: implements vector registers
Nilay Vaish
2015-07-17
x86: decode instructions with vex prefix
Nilay Vaish
2015-07-07
sim: Refactor the serialization base class
Andreas Sandberg
2015-07-04
x86: Adjust the size of the values written to the x87 misc registers
Nikos Nikoleris
2015-05-15
misc: Appease gcc 5.1
Andreas Hansson
2015-05-05
syscall_emul: fix warn_once behavior
Steve Reinhardt
2015-05-05
mem, cpu: Add a separate flag for strictly ordered memory
Andreas Sandberg
2015-05-05
arch, cpu: Do not forward snoops to table walker
Andreas Hansson
2015-04-29
x86: change divide-by-zero fault to divide-error
Nilay Vaish
2015-04-24
misc: Appease gcc 5.1 without moving GDB_REG_BYTES
Andreas Hansson
2015-04-23
misc: Appease gcc 5.1
Andreas Hansson
2015-04-22
syscall_emul: implement clock_gettime system call
Brandon Potter
2015-04-22
syscall_emul: update x86 syscall table
Monir Mozumder
2015-04-13
x86: implements x87 mult/div instructions
Nilay Vaish
2015-04-03
x86: fix debug trace output for mwait
Lena Olson
2015-03-23
mem: rename Locked/LOCKED to LockedRMW/LOCKED_RMW
Steve Reinhardt
2015-03-02
mem: Split port retry for all different packet classes
Andreas Hansson
2015-02-16
arch: Make readMiscRegNoEffect const throughout
Andreas Hansson
2015-02-11
mem: Clarification of packet crossbar timings
Marco Balboni
2015-02-11
sim: Move the BaseTLB to src/arch/generic/
Andreas Sandberg
2015-01-25
cpu: Put all CPU instruction tracers in a single file
Ali Saidi
2015-01-22
mem: Remove unused Packet src and dest fields
Andreas Hansson
2015-01-22
x86: Delay X86 table walk on receiving walker response
Andreas Hansson
2015-01-10
x86 : fxsave and fxrestore missing template code
Emilio Castillo
2015-01-06
x86: Enable three bits in the FamilyModelStepping ECX CPUID bitfield.
Gabe Black
2015-01-06
cpuid, x86: Revert "Enabling more features in CPUid"
Gabe Black
2015-01-03
x86: implements the simd128 ADDSUBPD instruction
Maxime Martinasso
2014-12-05
misc: Generalize GDB single stepping.
Gabe Black
2014-12-05
x86: Implement a remote GDB stub.
Gabe Black
2014-12-04
x86: Rework opcode parsing to support 3 byte opcodes properly.
Gabe Black
2014-12-02
x86: Clean up style in process.cc.
Gabe Black
2014-11-23
mem: Page Table map api modification
Alexandru Dutu
[next]