Age | Commit message (Collapse) | Author |
|
--HG--
extra : convert_revision : 1d7ff6611e5b4766a5257c1e73681fabbe5f6d76
|
|
Implemented some shifts, rotates, and pushes.
--HG--
extra : convert_revision : fcb06189ff213e82da16ac43231feb308cb3a285
|
|
--HG--
extra : convert_revision : 16d0d2b2ddad8759698fa4aa668c22063307c72b
|
|
--HG--
extra : convert_revision : eb71bc3edd92a544a5333786635fce550aaef233
|
|
--HG--
extra : convert_revision : a2d3068c5b487f4fa7bf5c9cebba7753bc390bfa
|
|
the decoder.
--HG--
extra : convert_revision : 8d1d6abce29371def560e1c3f31dabb4de01366f
|
|
register index from the opcode itself.
--HG--
extra : convert_revision : 35f9be6559ee9833049eda1817982efdde7082be
|
|
versions. Added two of the shift microops.
--HG--
extra : convert_revision : 0b76953dbb1dc3366242d4d209cccebde86bbe4e
|
|
--HG--
extra : convert_revision : 53319d2363211af407dabaa2b63ad8a4df09c369
|
|
--HG--
extra : convert_revision : aa5ee7270e740bfbe42e70c4dfccc4c91ecacb33
|
|
--HG--
extra : convert_revision : cdbf1ff5ed3a63787cbd2187a8a3455a41cc5085
|
|
--HG--
extra : convert_revision : 70adb38d59ff7b5d103e58a9f0773dfb911fec6d
|
|
--HG--
extra : convert_revision : 6b808586fab10ca433ef04b062bf701b906634b9
|
|
of signed multiplication.
--HG--
extra : convert_revision : d87df4b1b5470bed1d963dfe8e2ffa1403718342
|
|
--HG--
extra : convert_revision : a9be3eb2b90b88086936aeb4dcf87ec7b58a48cb
|
|
--HG--
extra : convert_revision : 7ff4998b3249ccfe86ae9cbcc63fb910683707f5
|
|
--HG--
extra : convert_revision : d2b5468ebf5df5a6ccadb57a30c52c8d16417b9a
|
|
--HG--
extra : convert_revision : 668f5d5aeba888488b41284de6c72a0d055c4ef4
|
|
subtract.
--HG--
extra : convert_revision : d01bb791b000a2fdfc8600f8fb2f8aadd52b0b63
|
|
Make the emulation environment consider the rex prefix.
Implement and hook in forms of j, jmp, cmp, syscall, movzx
Added a format for an instruction to carry a call to the SE mode syscalls system
Made memory instructions which refer to the rip do so directly
Made the operand size overridable in the microassembly
Made the "ext" field of register operations 16 bits to hold a sparse encoding of flags to set or conditions to predicate on
Added an explicit "rax" operand for the syscall format
Implemented syscall returns.
--HG--
extra : convert_revision : ae84bd8c6a1d400906e17e8b8c4185f2ebd4c5f2
|
|
--HG--
extra : convert_revision : 751e54843f5c81b81529050a1ae9d46d07c36e97
|
|
--HG--
extra : convert_revision : b38d4417552991e44f5d1de1f35d5d1ad8f32340
|
|
--HG--
extra : convert_revision : 3d6e8a976d31cb016a4b78200716b0ece155137a
|
|
value if they don't actually execute.
--HG--
extra : convert_revision : 36e63dd0c6ac1a3e1133c7985cf5507b83e9ee45
|
|
--HG--
extra : convert_revision : 2ef8ee71999f36b09270ba9526c2846beda65051
|
|
--HG--
extra : convert_revision : fe90f8adc96dd0e680cfa45e4c510a906046ae3d
|
|
--HG--
extra : convert_revision : dd441d8fbaed1ed8b2b66e3ad0275009bd4dcef4
|
|
--HG--
extra : convert_revision : bd0715b5b63665f9160082d67c5b5d90d2405c5c
|
|
--HG--
extra : convert_revision : adbff2e9b9952ec09853cc43d40243e7262410a7
|
|
--HG--
extra : convert_revision : c37600fd65b44817eed2ba653f9d4f08a9869874
|
|
--HG--
extra : convert_revision : 84d850aa5340c9d02d03502704b063215f6e2140
|
|
--HG--
extra : convert_revision : 865432256518c4340d9f319bdd9b7d160dc656a0
|
|
--HG--
extra : convert_revision : 26f765ecf74a0bb6a1ec89816f1d630a1a8e4553
|
|
--HG--
extra : convert_revision : 1b446def756f1d0f80631db944d1cc41be95efbd
|
|
--HG--
extra : convert_revision : 73811bf99b26fad413c9b84a54f44e3763ff1835
|
|
--HG--
extra : convert_revision : 6bd9d5a01ba6600781e3678e0403dca524fb2cba
|
|
This doesn't handle high byte register accesses. It also highlights the fact that address size isn't actually being calculated, and that the size a microop uses needs to be overridable from the microassembly.
--HG--
extra : convert_revision : d495ac4f5756dc55a5f71953ff6963b3c030e6cb
|
|
--HG--
extra : convert_revision : ea169ad68acbb3383443586b783b831b3a9eecf9
|
|
--HG--
extra : convert_revision : f94e391e36a47c2f5222f30d7e28f48f7875db58
|
|
--HG--
extra : convert_revision : 7c0bd7ce244f724ac03bbb5fdf770c7a3eba78b4
|
|
It still needs to zero the overflow and carry flags to be correct.
--HG--
extra : convert_revision : 73cb3a55f7b4234389d9355f5ad45da6aaaa6c60
|
|
Some microops can set the condition codes, and some of them can be predicated on them. Some of the codes aren't implemented because it was unclear from the AMD patent what they actually did. They are used with string instructions, but they use variables IP, DTF, and SSTF which don't appear to be documented.
--HG--
extra : convert_revision : 2236cccd07d0091762b50148975f301bb1d2da3f
|
|
--HG--
extra : convert_revision : 416052f41fccc8286b3bdbe8d559512a761224f2
|
|
could check.
--HG--
extra : convert_revision : 1f542b8aadfd5146539cadef631b49d77f578472
|
|
--HG--
extra : convert_revision : 6ebf906d2211b94f28c173f0d2da91bd446fcb2c
|
|
Define bitfields, indices, etc.
--HG--
extra : convert_revision : 8fffdc4cf796d304b12b317d8bddf5685bd50cf4
|
|
This is stored in the integer register file so that it can be renamed, but it should be a misc reg.
--HG--
extra : convert_revision : eee48f24dd80b145f14427482047c4d8af2521ab
|
|
--HG--
extra : convert_revision : 8d55ca9645ee4e357b7f4595435542eb72490331
|
|
--HG--
rename : src/arch/x86/isa/base.isa => src/arch/x86/isa/outputblock.isa
extra : convert_revision : 7954e7d5eea3b5966c9e273a08bcd169a39f380c
|
|
--HG--
extra : convert_revision : 28a6df1efe4298877dc2b20179caeb25dfdc4622
|