summaryrefslogtreecommitdiff
path: root/src/arch
AgeCommit message (Expand)Author
2013-10-15cpu: add a condition-code register classYasuko Eckert
2013-10-15cpu: rename *_DepTag constants to *_Reg_BaseSteve Reinhardt
2013-10-15isa: clean up register constantsSteve Reinhardt
2013-10-15cpu: clean up architectural register classificationSteve Reinhardt
2013-10-15mem: Rename the ASI_BITS flag field in RequestAndreas Sandberg
2013-10-15mem: Use a flag instead of address bit 63 for generic IPRsAndreas Sandberg
2013-10-07x86: enables lstat and readlink syscallsNilay Vaish
2013-09-30x86: Add support for m5ops through a memory mapped interfaceAndreas Sandberg
2013-09-30arch: Add support for m5ops using mmapped IPRsAndreas Sandberg
2013-09-30x86: Add support for FXSAVE, FXSAVE64, FXRSTOR, and FXRSTOR64Andreas Sandberg
2013-09-30x86: Add support for FLDENV & FNSTENVAndreas Sandberg
2013-09-30x86: Add support for loading 32-bit and 80-bit floats in the x87Andreas Sandberg
2013-09-30x86: Fix re-entrancy problems in x87 store instructionsAndreas Sandberg
2013-09-30x86: Add support routines to load and store 80-bit floatsAndreas Sandberg
2013-09-30x86: Add limited support for extracting function call argumentsAndreas Sandberg
2013-09-19x86: Add support routines to convert between x87 tag formatsAndreas Sandberg
2013-09-18x86: Expose the raw hash map of MSRsAndreas Sandberg
2013-09-18x86: Add support for checking the raw state of an interruptAndreas Sandberg
2013-09-18x86: Expose the interrupt vector in faultsAndreas Sandberg
2013-09-04arch: Resurrect the NOISA build target and rename it NULLAndreas Hansson
2013-09-04alpha: Move system virtProxy to Alpha onlyAndreas Hansson
2013-08-19alpha: Check interrupts before quiesceAndreas Hansson
2013-08-07x86: add tlb checkpointingNilay Vaish
2013-07-18mem: Set the cache line size on a system levelAndreas Hansson
2013-07-11dev: make BasicPioDevice take size in constructorSteve Reinhardt
2013-07-11dev: consistently end device classes in 'Device'Steve Reinhardt
2013-07-11devices: make more classes derive from BasicPioDeviceSteve Reinhardt
2013-06-27sim: Add the notion of clock domains to all ClockedObjectsAkash Bagdia
2013-06-18x86: Add support for maintaining the x87 tag wordAndreas Sandberg
2013-06-18x86: Fix loading of floating point constantsAndreas Sandberg
2013-06-18x86: Initialize the MXCSR registerAndreas Sandberg
2013-06-18x86: Make the boot state VMX compliantAndreas Sandberg
2013-06-18x86: Make fprem like the fprem on a real x87Andreas Sandberg
2013-06-18x86: Add helper functions to access rflagsAndreas Sandberg
2013-06-18x86: Fix the flag handling code in FABS and FCHSAndreas Sandberg
2013-06-11x86: Fix bug when copying TSC on CPU handoverAndreas Sandberg
2013-06-03arch: Create a method to finalize physical addressesAndreas Sandberg
2013-05-21x86: Squash outstanding walks when instructions are squashed.Gedare Bloom
2013-05-21x86: mark instructions for being function call/returnNilay Vaish
2013-05-21x86: add op class for int and fp microops in isa descriptionNilay Vaish
2013-05-14arm: Add support for the m5fail pseudo-opAndreas Sandberg
2013-04-23x86: corrects vsyscall address for gettimeofdayMichael Levenhagen
2013-04-23x86: enable gettimeofday and getppid system callsMichael Levenhagen
2013-04-23x86: increment the stack pointer in lret instChristian Menard
2013-04-22arm: Add a method to query interrupt state ignoring CPSR masksAndreas Sandberg
2013-04-22arm: Enable support for triggering a sim panic on kernel panicsAndreas Sandberg
2013-04-22sim: Add helper functions that add PCEvents with custom argumentsAndreas Sandberg
2013-04-17arm: set ldr_ret_uop as conditional or unconditional controlNathanael Premillieu
2013-03-28x86: changes to apic, keyboardNilay Vaish
2013-03-11x86: implement some of the x87 instructionsNilay Vaish
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-20 13:15:18 +0000