gem5 - gem5

Age	Commit message (Expand)	Author
2012-06-08	Power: Fix MaxMiscDestRegs which was set to zero	Andreas Hansson
2012-06-07	X86 TLB: Add a missing = sign	Nilay Vaish
2012-06-07	X86 TLB: Fix for gcc 4.4.3	Jayneel Gandhi
2012-06-05	cpu: Don't init simple and inorder CPUs if they are defered.	Anthony Gutierrez
2012-06-05	ISA: Back-out NoopMachInst as a StaticInstPtr change.	Ali Saidi
2012-06-05	ARM: removed extra white space	Chander Sudanthi
2012-06-05	ARM: Fix MPIDR and MIDR register implementation.	Chander Sudanthi
2012-06-05	O3: Clean up the O3 structures and try to pack them a bit better.	Ali Saidi
2012-06-05	sim: Remove FastAlloc	Ali Saidi
2012-06-05	ARM: Fix compilation on ARM after Gabe's change.	Ali Saidi
2012-06-04	ISA: Turn the ExtMachInst NoopMachinst into the StaticInstPtr NoopStaticInst.	Gabe Black
2012-06-04	X86: Ensure that the CPUID instruction always writes its outputs.	Gabe Black
2012-06-04	X86: Ensure that the decoder's internal ExtMachInst is completely initialized.	Gabe Black
2012-05-28	X86: Use the HandyM5Reg to avoid a register read and some logic in the TLB.	Gabe Black
2012-05-27	X86: Move the GDT down to where it can be accessed in 32 bit mode.	Gabe Black
2012-05-27	X86: Truncate addresses to 32 bits except in 64 bit mode, not long mode.	Gabe Black
2012-05-26	ISA,CPU: Generalize and split out the components of the decode cache.	Gabe Black
2012-05-26	CPU: Merge the predecoder and decoder.	Gabe Black
2012-05-25	ISA: Make the decode function part of the ISA's decoder.	Gabe Black
2012-05-25	Decode: Make the Decoder class defined per ISA.	Gabe Black
2012-05-23	DMA: Split the DMA device and IO device into seperate files	Andreas Hansson
2012-05-23	MEM: Add a snooping DMA port subclass for table walker	Andreas Hansson
2012-05-22	X86: Split Condition Code register	Nilay Vaish
2012-05-19	x86 ISA: Implement the sse3 haddps instruction.	Marc Orr
2012-05-10	ARM: guard masked symbol tables by default	Dam Sunwoo
2012-05-10	gem5: Fix a number of incorrect case statements	Ali Saidi
2012-05-01	MEM: Separate requests and responses for timing accesses	Andreas Hansson
2012-04-29	X86: Fix the IMUL_R_P_I macroop.	Gabe Black
2012-04-29	X86: Fix up the open system call's flags.	Vince Weaver
2012-04-29	X86: Make gem5 ignore a bunch of syscalls.	Vince Weaver
2012-04-24	X86: Clear out duplicate TLB entries when adding a new one.	Gabe Black
2012-04-23	ISA: Put parser generated files in a "generated" directory.	Gabe Black
2012-04-21	X86: Report an error if there's no kernel object, don't blindly use it.	Gabe Black
2012-04-15	X86: Fix a tiny typo in the load/store microop constructor.	Gabe Black
2012-04-14	X86: Use the AddrTrie class to implement the TLB.	Gabe Black
2012-04-14	MEM: Remove the Broadcast destination from the packet	Andreas Hansson
2012-04-14	MEM: Separate snoops and normal memory requests/responses	Andreas Hansson
2012-04-14	clang/gcc: Fix compilation issues with clang 3.0 and gcc 4.6	Andreas Hansson
2012-04-06	MEM: Enable multiple distributed generalized memories	Andreas Hansson
2012-03-31	X86: Fix address size handling so real mode works properly.	Gabe Black
2012-03-30	MEM: Introduce the master/slave port sub-classes in C++	William Wang
2012-03-26	Power: Change bitfield name to avoid conflicts with range_map	Andreas Hansson
2012-03-21	ARM: Fix case where cond/uncond control is mis-specified	Nathanael Premillieu
2012-03-21	ARM: Clean up condCodes in IT blocks.	Ali Saidi
2012-03-21	ARM: IT doesn't need to be serializing.	Geoffrey Blake
2012-03-19	gcc: Clean-up of non-C++0x compliant code, first steps	Andreas Hansson
2012-03-19	clang: Fix recently introduced clang compilation errors	Andreas Hansson
2012-03-09	ARM: Fix branch prediction issue with CB(N)Z instruction	Brian Grayson
2012-03-09	CheckerCPU: Add function stubs to non-ARM ISA source to compile with CheckerCPU	Geoffrey Blake
2012-03-09	CheckerCPU: Make CheckerCPU runtime selectable instead of compile selectable	Geoffrey Blake