index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
Age
Commit message (
Expand
)
Author
2006-08-15
Cleaned up include files and got rid of many using directives in header files.
Gabe Black
2006-08-11
Changed the compiler guards to say SPARC
Gabe Black
2006-08-11
Added code to support setting up all of the auxillieary vectors configured by...
Gabe Black
2006-08-11
Adjusted the decoder a little.
Gabe Black
2006-08-11
Started adding a system to output data after every instruction.
Gabe Black
2006-08-11
Pushed most of constants.hh back into isa_traits.hh and regfile.hh and create...
Gabe Black
2006-07-26
MIPS ISA runs 'hello world' in O3CPU ...
Korey Sewell
2006-07-26
Merge zizzer.eecs.umich.edu:/bk/newmem
Gabe Black
2006-07-26
Added alot of fp instructions, and some impdep instructions.
Gabe Black
2006-07-26
Now ignore sigaction
Gabe Black
2006-07-23
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmem
Korey Sewell
2006-07-23
This changeset gets the MIPS ISA pretty much working in the O3CPU. It builds,...
Korey Sewell
2006-07-22
Fixed subtract with carry, and started some work with floating point.
Gabe Black
2006-07-20
Fixed a glitch in the disassembly output.
Gabe Black
2006-07-20
Merge m5.eecs.umich.edu:/bk/newmem
Gabe Black
2006-07-19
Cleaned things up a little.
Gabe Black
2006-07-18
Merge m5.eecs.umich.edu:/bk/newmem
Gabe Black
2006-07-14
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-07-14
Fix the CheckerCPU being included via python.
Kevin Lim
2006-07-14
For now, halt context is the same as deallocating.
Korey Sewell
2006-07-14
MIPS specific fixes ... the main thing is that SMT threads get their own stac...
Korey Sewell
2006-07-13
add system.mem_mode = ['timing', 'atomic']
Ali Saidi
2006-07-06
Various serialization changes to make it possible for the O3CPU to checkpoint.
Kevin Lim
2006-07-06
more steps toward O3 SMT
Korey Sewell
2006-06-27
Make full CPU handle SE faults
Ali Saidi
2006-06-26
add syscall emulation page table fault so we can allocate more stack pages
Ali Saidi
2006-06-17
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-06-17
Fix up code to be able to use the Checker.
Kevin Lim
2006-06-17
Add myself to list of authors
Nathan Binkert
2006-06-16
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-06-16
Add in exec_context.hh, which is a file for documentation purposes only. It ...
Kevin Lim
2006-06-15
Mips Code Cleanup:
Korey Sewell
2006-06-14
add cycle to exit message
Korey Sewell
2006-06-14
-luxc1 fix
Korey Sewell
2006-06-14
Merge zizzer:/bk/newmem
Korey Sewell
2006-06-13
Make syscalls serialize after instructions so they work properly on the new C...
Kevin Lim
2006-06-12
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-06-12
Fixes for checker. The RC/RS instructions check the interrupt flag, which is...
Kevin Lim
2006-06-12
Fix compile error.
Kevin Lim
2006-06-12
Fix memory leak.
Kevin Lim
2006-06-12
Merge zizzer:/bk/newmem
Korey Sewell
2006-06-12
Merge fixes to make full system compile and run.
Kevin Lim
2006-06-12
Removed syscall function from thread_context.hh. ThreadContext is the interf...
Kevin Lim
2006-06-12
Merge zizzer:/bk/newmem
Korey Sewell
2006-06-12
Fix python binary name in arch/SConscript.
Steve Reinhardt
2006-06-12
Merge m5.eecs.umich.edu:/bk/newmem
Gabe Black
2006-06-12
Made isHyperPriv and isPriv protected member variables.
Gabe Black
2006-06-11
Merge zizzer.eecs.umich.edu:/bk/newmem
Nathan Binkert
2006-06-11
Merge iceaxe.:/Volumes/work/research/m5/head
Nathan Binkert
2006-06-11
Move LiveProcess::create() from arch-specific files
Steve Reinhardt
[next]