gem5 - gem5

Age	Commit message (Collapse)	Author
2010-06-02	ARM: Move the templates for predicated instructions into a separate file.	Gabe Black
	This allows the templates to all be available at the same time before any of the formats, etc. This breaks an artificial circular dependence. --HG-- rename : src/arch/arm/isa/formats/pred.isa => src/arch/arm/isa/templates/pred.isa
2010-06-02	ARM: Remove the special naming for the new memory instructions.	Gabe Black
	These are the only memory instructions now.
2010-06-02	ARM: Eliminate the old memory formats which are no longer used.	Gabe Black

2010-06-02	ARM: Eliminate decoding for the very deprecated FPA instructions.	Gabe Black

2010-06-02	ARM: Make the addressing mode 3 loads/stores use the externally defined ↵	Gabe Black
	instructions.
2010-06-02	ARM: Pull double memory instructions out of the decoder.	Gabe Black

2010-06-02	ARM: Force the condition code for 16 bit thumb instructions to be unconditional.	Gabe Black
	Before, because 16 bit thumb instructions didn't set the upper 16 bits of the ExtMachInst, that field would be interpretted as "equals".
2010-06-02	ARM: Decode 16 bit thumb PC relative memory instructions.	Gabe Black

2010-06-02	ARM: Decode 16 bit thumb immediate addressed memory instructions.	Gabe Black

2010-06-02	ARM: Decode 16 bit thumb register addressed memory instructions.	Gabe Black

2010-06-02	ARM: Make single stores decode to the new external store instructions.	Gabe Black

2010-06-02	ARM: Add a .w to the disassembly of 32 bit thumb instructions.	Gabe Black
	This isn't technically correct since the .w should only be added if there are 32 and 16 bit encodings, but always having it always is better than never having it.
2010-06-02	ARM: Make 32 bit thumb use the new, external load instructions.	Gabe Black

2010-06-02	ARM: Define the store instructions from outside the decoder.	Gabe Black
	--HG-- rename : src/arch/arm/isa/insts/ldr.isa => src/arch/arm/isa/insts/str.isa
2010-06-02	ARM: Define the load instructions from outside the decoder.	Gabe Black

2010-06-02	ARM: Implement a new set of base classes for non macro memory instructions.	Gabe Black

2010-06-02	ARM: Create a "decoder" directory for the files implementing the decoder.	Gabe Black
	--HG-- rename : src/arch/arm/isa/armdecode.isa => src/arch/arm/isa/decoder/arm.isa rename : src/arch/arm/isa/decoder.isa => src/arch/arm/isa/decoder/decoder.isa rename : src/arch/arm/isa/thumbdecode.isa => src/arch/arm/isa/decoder/thumb.isa rename : src/arch/arm/isa/vfpdecode.isa => src/arch/arm/isa/decoder/vfp.isa
2010-06-02	ARM: Flesh out the 32 bit thumb store single instructions.	Gabe Black

2010-06-02	ARM: Implement the 32 bit thumb load word instructions.	Gabe Black

2010-06-02	ARM: Add an operand for accessing the current PC.	Gabe Black

2010-06-02	ARM: Flesh out 32 bit thumb load word decoding.	Gabe Black

2010-06-02	ARM: Implement some 32 bit thumb data processing immediate instructions.	Gabe Black

2010-06-02	ARM: Replace the "never" condition with the "unconditional" condition.	Gabe Black

2010-06-02	ARM: Add a base class for 32 bit thumb data processing immediate instructions.	Gabe Black

2010-06-02	ARM: Add a function to decode 32 bit thumb immediate values.	Gabe Black

2010-06-02	ARM: Expand the decoding for 32 bit thumb data processing immediate ↵	Gabe Black
	instructions.
2010-06-02	ARM: Stub out the 32 bit Thumb portion of the decoder.	Gabe Black

2010-06-02	ARM: Add bitfields for 32 bit thumb.	Gabe Black

2010-06-02	ARM: Decode VFP instructions.	Gabe Black

2010-06-02	ARM: Stub out the 16 bit thumb decoder.	Gabe Black

2010-06-02	ARM: Add thumb bitfields to the ExtMachInst and the isa definition.	Gabe Black

2010-06-02	ARM: Make the decoder handle thumb instructions separately.	Gabe Black
	--HG-- rename : src/arch/arm/isa/decoder.isa => src/arch/arm/isa/armdecode.isa rename : src/arch/arm/isa/decoder.isa => src/arch/arm/isa/thumbdecode.isa
2010-06-02	ARM: Add a thumb bit bitfield.	Gabe Black

2010-06-02	ARM: Make the predecoder handle Thumb instructions.	Gabe Black

2010-06-02	ARM: Make sure ExtMachInst is used consistently instead of regular MachInst.	Gabe Black

2010-06-02	ARM: Add a bitfield for setting the regular, inst bits of an ExtMachInst.	Gabe Black

2010-06-02	ARM: Add a bit to the ExtMachInst to select thumb mode.	Gabe Black

2010-06-02	ARM: Allow ARM processes to start in Thumb mode.	Gabe Black

2010-06-02	ARM: Add a new base class for instructions that can do an interworking branch.	Gabe Black

2010-06-02	ARM: Track the current ISA mode using the PC.	Gabe Black

2010-06-02	ARM: Fix custom writer/reader code for non indexed operands.	Gabe Black

2010-06-02	ARM: Remove IsControl from operands that don't imply control transfers.	Gabe Black
	Also remove IsInteger from CondCodes.
2010-05-25	x86: put back code that I accidentally deleted	Nathan Binkert

2010-05-23	copyright: Change HP copyright on x86 code to be more friendly	Nathan Binkert

2010-05-14	SPARC: Implement the version of movcc that uses the fp condition codes.	Gabe Black

2010-05-12	X86: Make the cvti2f microop sign extend its integer source correctly.	Gabe Black
	The code was using the wrong bit as the sign bit. Other similar bits of code seem to be correct.
2010-05-12	X86: Actual change that fixes div. How did that happen?	Gabe Black

2010-05-03	X86: Update the base aux vector X86 processes install.	Gabe Black

2010-05-02	X86: Sometimes CPUID depends on ecx, so pass that in.	Gabe Black

2010-05-02	X86: Finally fix a division corner case.	Gabe Black
	When doing an unsigned 64 bit division with a divisor that has its most significant bit set, the division code would spill a bit off of the end of a uint64_t trying to shift the dividend into position. This change adds code that handles that case specially by purposefully letting it spill and then going ahead assuming there was a 65th one bit.