index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
Age
Commit message (
Expand
)
Author
2010-06-02
ARM: Replace the "never" condition with the "unconditional" condition.
Gabe Black
2010-06-02
ARM: Add a base class for 32 bit thumb data processing immediate instructions.
Gabe Black
2010-06-02
ARM: Add a function to decode 32 bit thumb immediate values.
Gabe Black
2010-06-02
ARM: Expand the decoding for 32 bit thumb data processing immediate instructi...
Gabe Black
2010-06-02
ARM: Stub out the 32 bit Thumb portion of the decoder.
Gabe Black
2010-06-02
ARM: Add bitfields for 32 bit thumb.
Gabe Black
2010-06-02
ARM: Decode VFP instructions.
Gabe Black
2010-06-02
ARM: Stub out the 16 bit thumb decoder.
Gabe Black
2010-06-02
ARM: Add thumb bitfields to the ExtMachInst and the isa definition.
Gabe Black
2010-06-02
ARM: Make the decoder handle thumb instructions separately.
Gabe Black
2010-06-02
ARM: Add a thumb bit bitfield.
Gabe Black
2010-06-02
ARM: Make the predecoder handle Thumb instructions.
Gabe Black
2010-06-02
ARM: Make sure ExtMachInst is used consistently instead of regular MachInst.
Gabe Black
2010-06-02
ARM: Add a bitfield for setting the regular, inst bits of an ExtMachInst.
Gabe Black
2010-06-02
ARM: Add a bit to the ExtMachInst to select thumb mode.
Gabe Black
2010-06-02
ARM: Allow ARM processes to start in Thumb mode.
Gabe Black
2010-06-02
ARM: Add a new base class for instructions that can do an interworking branch.
Gabe Black
2010-06-02
ARM: Track the current ISA mode using the PC.
Gabe Black
2010-06-02
ARM: Fix custom writer/reader code for non indexed operands.
Gabe Black
2010-06-02
ARM: Remove IsControl from operands that don't imply control transfers.
Gabe Black
2010-05-25
x86: put back code that I accidentally deleted
Nathan Binkert
2010-05-23
copyright: Change HP copyright on x86 code to be more friendly
Nathan Binkert
2010-05-14
SPARC: Implement the version of movcc that uses the fp condition codes.
Gabe Black
2010-05-12
X86: Make the cvti2f microop sign extend its integer source correctly.
Gabe Black
2010-05-12
X86: Actual change that fixes div. How did that happen?
Gabe Black
2010-05-03
X86: Update the base aux vector X86 processes install.
Gabe Black
2010-05-02
X86: Sometimes CPUID depends on ecx, so pass that in.
Gabe Black
2010-05-02
X86: Finally fix a division corner case.
Gabe Black
2010-04-15
tick: rename Clock namespace to SimClock
Nathan Binkert
2010-03-23
cpu: fix exec tracing memory corruption bug
Steve Reinhardt
2010-03-10
scons: import ply to work around scons sys.path weirdness
Nathan Binkert
2010-02-26
cpu_models: get rid of cpu_models.py and move the stuff into SCons
Nathan Binkert
2010-02-26
isa_parser: Make SCons import the isa_parser
Nathan Binkert
2010-02-26
isa_parser: move the operand map stuff into the ISAParser class.
Nathan Binkert
2010-02-26
isa_parser: move more support functions into the ISAParser class
Nathan Binkert
2010-02-26
isa_parser: move more stuff into the ISAParser class
Nathan Binkert
2010-02-26
isa_parser: move the formatMap and exportContext into the ISAParser class
Nathan Binkert
2010-02-26
isa_parser: Make stack objects class members instead of globals
Nathan Binkert
2010-02-26
isa_parser: add a debug variable that changes how errors are reported.
Nathan Binkert
2010-02-26
isa_parser: Use an exception to flag error
Nathan Binkert
2010-02-26
isa_parser: Move more stuff into the ISAParser class
Nathan Binkert
2010-02-26
isa_parser: move code around to prepare for putting more stuff in the class
Nathan Binkert
2010-02-26
isa_parser: simple fixes, formatting and style
Nathan Binkert
2010-02-12
O3PCU: Split loads and stores that cross cache line boundaries.
Timothy M. Jones
2010-02-12
Power ISA: Add an alignment fault to Power ISA and check alignment in TLB.
Timothy M. Jones
2009-11-05
compile: compile on 32 bit hardware
Nathan Binkert
2009-11-05
isa_parser: allow negative integer literals
Nathan Binkert
2010-01-19
util: do checkpoint aggregation more cleanly, fix last changeset.
Lisa Hsu
2009-12-31
MIPS: Beef up process initialization.
Matt DeVuyst
2009-12-31
MIPS: Implement the SE mode version of rdhwr.
Gabe Black
[next]