index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
Age
Commit message (
Expand
)
Author
2014-05-31
style: eliminate equality tests with true and false
Steve Reinhardt
2014-05-12
syscall emulation: clean up & comment SyscallReturn
Steve Reinhardt
2014-04-17
arm: Make sure UndefinedInstructions are properly initialized
Ali Saidi
2014-04-17
arm: allow DC instructions by default so SE mode works
Ali Saidi
2014-04-17
sim, arm: implement more of the at variety syscalls
Ali Saidi
2014-05-09
cpu: Add flag name printing to StaticInst
Andrew Bardsley
2014-05-09
arm: Add branch flags onto macroops
Andrew Bardsley
2014-05-09
arm: add preliminary ISA splits for ARM arch
Curtis Dunham
2014-05-09
arch: teach ISA parser how to split code across files
Curtis Dunham
2014-05-09
arch, arm: Preserve TLB bootUncacheability when switching CPUs
Geoffrey Blake
2014-05-09
cpu, arm: Allow the specification of a socket field
Akash Bagdia
2014-05-09
arm: Panics in miscreg read functions can be tripped by O3 model
Geoffrey Blake
2014-05-09
arch: remove inline specifiers on all inst constrs, all ISAs
Curtis Dunham
2014-05-09
arm: cleanup ARM ISA definition
Curtis Dunham
2014-04-23
arm: Correctly display disassembly of vldmia/vstmia
Curtis Dunham
2014-04-23
arm: Don't use a stack allocated mnemonic
Mitchell Hayenga
2014-04-23
arch: remove 'null update' check in isa-parser
Curtis Dunham
2014-03-23
arm: m5ops readfile64 args broken, offset coming through garbage
Eric Van Hensbergen
2014-03-16
kvm: x86: Add support for x86 INIT and STARTUP handling
Andreas Sandberg
2014-03-12
alpha: Small removal of dead comments/code from alpha ISA
Paul Rosenfeld
2014-03-07
arm: Handle functional TLB walks properly
Geoffrey Blake
2014-03-07
scons: Fixes uninitialized warnings issued by clang
Mitch Hayenga
2014-03-07
arm: Fix uninitialised warning with gcc 4.8
Stephan Diestelhorst
2014-03-07
mem: Wakeup sleeping CPUs without caches on LLSC
Ali Saidi
2014-03-03
x86: Setup correct TSL/TR segment attributes on INIT
Andreas Sandberg
2014-03-01
cpu: Enable fast-forwarding for MIPS InOrderCPU and O3CPU
Christopher Torng
2014-02-05
x86: Fix x87 state transfer bug
Andreas Sandberg
2014-02-02
x86, kvm: Fix bug in the RFlags get and set functions
Nikos Nikoleris
2014-01-28
arm: Enable umask syscall in SE mode
Mitch Hayenga
2014-01-27
x86: use lfpimm instead of limm for fptan
Nilay Vaish
2014-01-27
x86: implements x87 add/sub instructions
Nilay Vaish
2014-01-27
x86: implements fxch instruction.
Nilay Vaish
2014-01-27
x86: correct error in emms instruction.
Nilay Vaish
2014-01-24
arm: Add support for ARMv8 (AArch64 & AArch32)
ARM gem5 Developers
2014-01-24
arch: Make all register index flattening const
Andreas Hansson
2014-01-24
arch, cpu: Add support for flattening misc register indexes.
Ali Saidi
2014-01-24
cpu: Add CPU support for generatig wake up events when LLSC adresses are snoo...
Ali Saidi
2014-01-24
mem: Remove explict cast from memhelper.
Ali Saidi
2014-01-24
mem: per-thread cache occupancy and per-block ages
Dam Sunwoo
2014-01-24
x86: Fix memory leak in table walker
Andreas Hansson
2013-12-29
mips: Floating point convert bug fix
Christopher Torng
2013-11-26
x86: Implementation of Int3 and Int_Ib in long mode
Christian Menard
2013-10-31
ARM: add support for TEEHBR access
Chander Sudanthi
2013-10-31
mem: Add privilege info to request class
Prakash Ramrakhyani
2013-10-17
arm: Accomodate function name changes in newer linux kernels
Eric Van Hensbergen
2013-10-15
arch/x86: add support for explicit CC register file
Yasuko Eckert
2013-10-15
cpu: add a condition-code register class
Yasuko Eckert
2013-10-15
cpu: rename *_DepTag constants to *_Reg_Base
Steve Reinhardt
2013-10-15
isa: clean up register constants
Steve Reinhardt
2013-10-15
cpu: clean up architectural register classification
Steve Reinhardt
[next]