summaryrefslogtreecommitdiff
path: root/src/arch
AgeCommit message (Expand)Author
2018-10-08dev, arm: remove the RealViewEB platformCiro Santilli
2018-10-08arch-arm: Mark ArmProcess method as overrideMatteo Andreozzi
2018-10-02sim-se: Set ArmProcess64 hwcaps depending on ID regsGiacomo Travaglini
2018-10-02sim-se: Different HWCAP for ArmProcess32/64Giacomo Travaglini
2018-10-02arch-arm: Add FP16 support introduced by Armv8.2-AEdmund Grimley Evans
2018-10-02arch: Fix unserialization of VectorReg valueGabor Dozsa
2018-10-02arch-arm: Add FP16 support and other primitives to fplibEdmund Grimley Evans
2018-10-01arch-arm: Implement AArch64 ID regs as bitunionsGiacomo Travaglini
2018-10-01arch-arm: Implement AArch64 ID_AA64MMFR2_EL1 registerGiacomo Travaglini
2018-10-01arch-arm: Move MiscReg BitUnions into a separate header fileGiacomo Travaglini
2018-10-01arch-arm: Init AArch64 ID registers in SE modeGiacomo Travaglini
2018-09-28arch-arm: raise/clear IRQ when writing to PMOVSCLR/SETGiacomo Travaglini
2018-09-19syscall_emul: implement dir-related syscallsBrandon Potter
2018-09-19syscall_emul: expand AuxVector classBrandon Potter
2018-09-13Fix SConstruct for asan buildEarl Ou
2018-09-13arch-arm: Correction for address size in EL1&0 translationAnouk Van Laer
2018-09-13arch-arm: Correction to address size in EL2/EL3Anouk Van Laer
2018-09-12dev-arm: rename Pl390 to GicV2Ciro Santilli
2018-09-10dev-arm: Factory SimObject for generating ArmInterruptPinGiacomo Travaglini
2018-09-10arm: Use the interrupt adaptor in the PMUAndreas Sandberg
2018-09-10arm: Add support for tracking TCs in ISA devicesAndreas Sandberg
2018-08-21misc: Appease GCC 8Jason Lowe-Power
2018-08-10arm: Add support for RCpc load-acquire instructions (ARMv8.3)Giacomo Gabrielli
2018-08-02arch-arm: Don't fail to initialise PMU if BP is missingAndreas Sandberg
2018-07-28arch-riscv: Add xret instructionsAlec Roelke
2018-07-28arch-riscv: Add support for trap value registerAlec Roelke
2018-07-28arch-riscv: Add support for fault handlingAlec Roelke
2018-07-16arch-arm: Introduce ARMv8.1 Virtual Timer System RegistersGiacomo Travaglini
2018-07-16arch-arm: Introduce RAS System RegistersGiacomo Travaglini
2018-07-09arch-riscv: enable rudimentary fs simulationRobert
2018-07-09arch-riscv: Fix the srlw and srliw instructions.Austin Harris
2018-06-28arch-arm: Fix incorrect t{0,1}sz field in TTBCRAndreas Sandberg
2018-06-25syscall_emul: adding symlink system callMatt Sinclair
2018-06-25syscall_emul: adding link system callMatt Sinclair
2018-06-22arch-arm: AArch32 execution triggering AArch64 SW BreakGiacomo Travaglini
2018-06-22arch-arm: BadMode checking if corresponding EL is implementedGiacomo Travaglini
2018-06-14arch: support issuing Atomic Mem Operation (AMO) requestsTuan Ta
2018-06-14arch-arm: Adapting IllegalExecution fault for AArch32Giacomo Travaglini
2018-06-14arch-arm: Add Illegal Execution flag to PCStateGiacomo Travaglini
2018-06-14arch-arm: Read APSR in User ModeGiacomo Travaglini
2018-06-13arch-arm: Fix missing Request allocationGiacomo Travaglini
2018-06-11misc: Using smart pointers for memory RequestsGiacomo Travaglini
2018-06-11misc: Substitute pointer to Request with aliased RequestPtrGiacomo Travaglini
2018-06-06arch-arm: Remove dead doingStage2 variable in PT walkerAndreas Sandberg
2018-06-06arch-arm: Perform stage 2 lookups using the EL2 stateAndreas Sandberg
2018-06-06arch-arm: Respect EL from translation typeAndreas Sandberg
2018-06-06arch-arm: Fix page size handling when merging stage 1 and 2Andreas Sandberg
2018-06-06dev, arm: Add support for HYP & secure timersAndreas Sandberg
2018-06-06arch-arm: Adjust breakpoint EC depending on source stateAndreas Sandberg
2018-05-29arch-arm: ISA param for treating MISCREG_IMPDEF_UNIMPL as NOPGiacomo Travaglini
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-01 20:46:19 +0000