summaryrefslogtreecommitdiff
path: root/src/arch
AgeCommit message (Expand)Author
2006-08-31add ISA_HAS_DELAY_SLOT directive instead of "#if THE_ISA == ALPHA_ISA" throug...Korey Sewell
2006-08-28Add dup() support (from Antti Miettinen).Steve Reinhardt
2006-08-21Fix annulled unconditional branchesGabe Black
2006-08-21Got rid of the aux_data array since it shouldn't have existed.Gabe Black
2006-08-21Fixed the parameters to memset. sizeof(regSegments[x]) may have been returnin...Gabe Black
2006-08-21Two bugs found by my tracing tool.Gabe Black
2006-08-17Changes to build m5.fastSteve Reinhardt
2006-08-15Tweaks to Ali's changesGabe Black
2006-08-15fixes for gcc 4.1Ali Saidi
2006-08-15Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2006-08-15Cleaned up include files and got rid of many using directives in header files.Gabe Black
2006-08-15Fixed ALPHA_FS by moving the remnants of isa_fullsys_traits.hh into arch/alph...Gabe Black
2006-08-14Fix up doxygen.Steve Reinhardt
2006-08-11Changed the compiler guards to say SPARCGabe Black
2006-08-11Added code to support setting up all of the auxillieary vectors configured by...Gabe Black
2006-08-11Adjusted the decoder a little.Gabe Black
2006-08-11Started adding a system to output data after every instruction.Gabe Black
2006-08-11Pushed most of constants.hh back into isa_traits.hh and regfile.hh and create...Gabe Black
2006-07-26MIPS ISA runs 'hello world' in O3CPU ...Korey Sewell
2006-07-26Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2006-07-26Added alot of fp instructions, and some impdep instructions.Gabe Black
2006-07-26Now ignore sigactionGabe Black
2006-07-23Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmemKorey Sewell
2006-07-23This changeset gets the MIPS ISA pretty much working in the O3CPU. It builds,...Korey Sewell
2006-07-22Fixed subtract with carry, and started some work with floating point.Gabe Black
2006-07-20Fixed a glitch in the disassembly output.Gabe Black
2006-07-20Merge m5.eecs.umich.edu:/bk/newmemGabe Black
2006-07-19Cleaned things up a little.Gabe Black
2006-07-18Merge m5.eecs.umich.edu:/bk/newmemGabe Black
2006-07-14Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-07-14Fix the CheckerCPU being included via python.Kevin Lim
2006-07-14For now, halt context is the same as deallocating.Korey Sewell
2006-07-14MIPS specific fixes ... the main thing is that SMT threads get their own stac...Korey Sewell
2006-07-13add system.mem_mode = ['timing', 'atomic']Ali Saidi
2006-07-06Various serialization changes to make it possible for the O3CPU to checkpoint.Kevin Lim
2006-07-06more steps toward O3 SMTKorey Sewell
2006-06-27Make full CPU handle SE faultsAli Saidi
2006-06-26add syscall emulation page table fault so we can allocate more stack pagesAli Saidi
2006-06-17Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-06-17Fix up code to be able to use the Checker.Kevin Lim
2006-06-17Add myself to list of authorsNathan Binkert
2006-06-16Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-06-16Add in exec_context.hh, which is a file for documentation purposes only. It ...Kevin Lim
2006-06-15Mips Code Cleanup:Korey Sewell
2006-06-14add cycle to exit messageKorey Sewell
2006-06-14-luxc1 fixKorey Sewell
2006-06-14Merge zizzer:/bk/newmemKorey Sewell
2006-06-13Make syscalls serialize after instructions so they work properly on the new C...Kevin Lim
2006-06-12Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-06-12Fixes for checker. The RC/RS instructions check the interrupt flag, which is...Kevin Lim
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-13 14:03:11 +0000