index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
Age
Commit message (
Expand
)
Author
2009-02-01
X86: All x86 fault classes now attempt to do something useful.
Gabe Black
2009-02-01
X86: Make the fault classes handle error codes better.
Gabe Black
2009-02-01
X86: Make the long mode interrupt/exception microcode handle an error code.
Gabe Black
2009-02-01
X86: Distinguish between hardware and software interrupts/exceptions
Gabe Black
2009-02-01
X86: Fix the upper bound on some ranges that were setting up the micro code a...
Gabe Black
2009-02-01
X86: Make the chks microop check for the right int descriptor type.
Gabe Black
2009-02-01
X86: Touch up the interrupt entering microcode.
Gabe Black
2009-02-01
X86: Keep track of the vector for all exceptions/faults.
Gabe Black
2009-02-01
X86: Fix the time keeping of the Local APIC timer.
Gabe Black
2009-02-01
X86: Fix the microcode for the LODS instruction.
Gabe Black
2009-02-01
X86: Fix some incorrect register widths.
Gabe Black
2009-02-01
X86: Add extended Intel MP entries correctly.
Gabe Black
2009-02-01
X86: Compute PCI config addresses correctly.
Gabe Black
2009-02-01
X86: Calculate flags based on the actual result.
Gabe Black
2009-02-01
X86: Set/correct some default values for x86 parameters.
Gabe Black
2009-01-30
Errors: Use the correct panic/warn/fatal/info message in some places.
Ali Saidi
2009-01-25
X86: Implement the xadd instruction.
Gabe Black
2009-01-25
X86: Implement the bswap instruction.
Gabe Black
2009-01-25
X86: Fix a bug in the iret microcode.
Gabe Black
2009-01-25
X86: Make the interrupt object wake up the CPU when something becomes pending.
Gabe Black
2009-01-25
CPU: Add a setCPU function to the interrupt objects.
Gabe Black
2009-01-24
pseudo inst: Add new wake cpu instruction for sending a message to wake a cpu.
Nathan Binkert
2009-01-19
tracing: Add help strings for some of the trace flags
Nathan Binkert
2009-01-13
SCons: centralize the Dir() workaround for newer versions of scons.
Nathan Binkert
2009-01-06
X86: Hook in the M5 pseudo insts.
Gabe Black
2009-01-06
X86: Autogenerate macroop generateDisassemble function.
Gabe Black
2009-01-06
X86: Move the function that prints memory args into the inst base class.
Gabe Black
2009-01-06
X86: Move the macroop class out of the isa description into C++.
Gabe Black
2009-01-06
X86: Change indentation on microop disassembly.
Gabe Black
2008-12-17
Make Alpha pseudo-insts available from SE mode.
Steve Reinhardt
2008-12-16
SPARC: Truncate syscall args and return values appropriately.
Gabe Black
2008-12-07
imported patch aux-fix.patch
Lisa Hsu
2008-12-06
X86: Add add_entry back in.
Gabe Black
2008-12-06
flags: Change naming of functions to be clearer
Nathan Binkert
2008-12-05
This brings M5 closer to modernity - the kernel being advertised is newer so ...
Lisa Hsu
2008-12-04
This patch pulls out the auxiliary vector struct from individual ISA
Lisa Hsu
2008-11-15
syscalls: fix latent brk/obreak bug.
Steve Reinhardt
2008-11-14
Fix a bunch of bugs I introduced when I changed the flags stuff for packets.
Nathan Binkert
2008-11-10
pseudo inst: Add rpns (read processor nanoseconds) instruction.
Nathan Binkert
2008-11-10
mem: update stuff for changes to Packet and Request
Nathan Binkert
2008-11-09
X86: Fix completeAcc get call.
Gabe Black
2008-11-05
Fix a few more places where the context stuff wasn't changed
Nathan Binkert
2008-11-04
get rid of all instances of readTid() and getThreadNum(). Unify and eliminate
Lisa Hsu
2008-11-02
Add in Context IDs to the simulator. From now on, cpuId is almost never used,
Lisa Hsu
2008-11-02
Make it so that all thread contexts are registered with the System, even in
Lisa Hsu
2008-11-02
make BaseCPU the provider of _cpuId, and cpuId() instead of being scattered
Lisa Hsu
2008-10-21
style: Use the correct m5 style for things relating to interrupts.
Nathan Binkert
2008-10-20
O3CPU: Undo Gabe's changes to remove hwrei and simpalcheck from O3 CPU. Remo...
Ali Saidi
2008-10-16
get rid of local variable that's only used in an assert so fast compiles
Nathan Binkert
2008-10-12
X86: Set the delayed commit flag in x86 microops appropriately.
Gabe Black
[prev]
[next]