Age | Commit message (Expand) | Author |
2018-01-16 | arch-riscv: Fix floating-point conversion bugs | Alec Roelke |
2018-01-15 | arch: Fix a fatal_if in most of the arch's process classes. | Gabe Black |
2018-01-11 | arch-riscv: Don't crash when printing unknown CSRs | Alec Roelke |
2018-01-11 | arm, power: Make the python TLB simobjects inherit from BaseTLB. | Gabe Black |
2018-01-11 | arch,mem: Remove the default value for page size. | Gabe Black |
2018-01-11 | arch,mem: Move page table construction into the arch classes. | Gabe Black |
2018-01-10 | style: change C/C++ source permissions to noexec | BKP |
2018-01-10 | arch-riscv: Make use of ImmOp's polymorphism | Alec Roelke |
2018-01-10 | alpha,arm,mips,power,riscv,sparc,x86,cpu: Get rid of ISA_HAS_DELAY_SLOT. | Gabe Black |
2018-01-09 | cpu, power: Get rid of the remnants of the EA computation insts. | Gabe Black |
2018-01-09 | arm: Make translateFunctional override the base implementation. | Gabe Black |
2018-01-05 | arch-riscv: Ignore sched_yield syscall in SE mode | Tuan Ta |
2018-01-05 | arch-riscv: Ignore set_robust_list and get_robust_list syscalls | Tuan Ta |
2018-01-05 | arch-riscv: Add an implementation of set_tid_address syscall in RISCV | Tuan Ta |
2018-01-05 | arch-riscv: Correct syscall argument reg count | Alec Roelke |
2018-01-04 | arch-riscv: Remove "magic" syscall number constant | Alec Roelke |
2017-12-23 | alpha,arm,mips,power,riscv,sparc,x86: Get rid of TheISA::NoopMachInst. | Gabe Black |
2017-12-23 | riscv,x86: Stop using the arch Nop machine instruction unnecessarily. | Gabe Black |
2017-12-22 | arch,cpu: "virtualize" the TLB interface. | Gabe Black |
2017-12-21 | arch-arm: Fixed WFE/WFI trapping behaviour | Giacomo Travaglini |
2017-12-21 | arch-arm: Hyp routed undef fault need to change its syndrome | Giacomo Travaglini |
2017-12-21 | arch-arm: Fix StaticInst encoding() method | Giacomo Travaglini |
2017-12-19 | arch-arm: Instruction size methods in StaticInst class | Giacomo Travaglini |
2017-12-19 | arch-arm: Change casting type from reinterpret to static | Giacomo Travaglini |
2017-12-14 | arch-riscv: Define AT_RANDOM properly | Alec Roelke |
2017-12-14 | arch-riscv: Increase maximum stack size | Alec Roelke |
2017-12-14 | misc: Updates for gcc7.2 for x86 | Jason Lowe-Power |
2017-12-14 | x86: Use operand size 4 when it would be 2 for cmpxchg8b. | Gabe Black |
2017-12-13 | arm,sparc,x86,base,cpu,sim: Replace the Twin(32|64)_t types with. | Gabe Black |
2017-12-13 | cpu,alpha,mips,power,riscv,sparc: Get rid of eaComp and memAccInst. | Gabe Black |
2017-12-13 | x86: Rework how "split" loads/stores are handled. | Gabe Black |
2017-12-08 | arm: Change access permission in TPIDRURO and TPIDRURW | Giacomo Travaglini |
2017-12-08 | x86,misc: add additional info on faulting X86 instruction, fetched PC | Matt Sinclair |
2017-12-07 | arch-riscv: Move compressed ops out of ISA | Alec Roelke |
2017-12-06 | x86: Split apart x87's FSW and TOP, and add a missing break. | Gabe Black |
2017-12-05 | x86: LOOP's operand size defaults to 64 bits in 64 bit mode. | Gabe Black |
2017-12-05 | arm: Add support for the dc {civac, cvac, cvau, ivac} instr | Nikos Nikoleris |
2017-12-05 | arm: Add support for the mcr dc{ic,i,c}mvac, dccmvau instructions | Nikos Nikoleris |
2017-12-05 | arm: Add CMO support for Non-Cacheable memory | Nikos Nikoleris |
2017-12-04 | misc: Rename misc.(hh|cc) to logging.(hh|cc) | Gabe Black |
2017-12-01 | arm: Enable ns registers access in secure mode | Giacomo Travaglini |
2017-11-30 | arch-riscv: use sext rather than manual masks | Alec Roelke |
2017-11-30 | arch-riscv: Remove spaces around ea_code | Alec Roelke |
2017-11-29 | arch-riscv: Add missing license paragraphs | Alec Roelke |
2017-11-29 | arch-riscv: Remove static parts of AMOs out of ISA | Alec Roelke |
2017-11-29 | arch-riscv: Move parts of mem insts out of ISA | Alec Roelke |
2017-11-29 | arch-riscv: Move unknown out of ISA description | Alec Roelke |
2017-11-29 | arch-riscv: Move standard ops out of ISA | Alec Roelke |
2017-11-28 | arch-arm: Add haveEL pseudocode function | Giacomo Travaglini |
2017-11-28 | arch-arm: Add assertions when extracting an ArmSystem from a TC | Giacomo Travaglini |