summaryrefslogtreecommitdiff
path: root/src/arch
AgeCommit message (Expand)Author
2007-01-21make sure that page bits of VA on tlb insert are 0Ali Saidi
2007-01-20fix InterruptLevel code to return the correct levelAli Saidi
2007-01-20atually set all 64 bits of the retun value to 0Ali Saidi
2007-01-20fix flushw implementationAli Saidi
2007-01-20Rearange tlb code to remove some duplicateAli Saidi
2007-01-20Spill and Fill handlers are actually n*4 + the start addressAli Saidi
2007-01-17Allow ASI_LDTX_REALAli Saidi
2007-01-17do a linear search for matching tlb entries instead of using map because you ...Ali Saidi
2007-01-17Implement reading writing of sync fault status register and address registerAli Saidi
2007-01-16In the case of ASI_P or ASI_LDTX_P set primary and skip the other checksAli Saidi
2007-01-16Modify ISA and staticInst to support a IsFirstMicroOp flagAli Saidi
2007-01-10bug fixes to get us to 145m instructionsAli Saidi
2007-01-09quiet/remove some warningsAli Saidi
2007-01-08fix softint and partially implement hstick interrupts need to figure out how ...Ali Saidi
2007-01-05set the softint appropriately on an timer compare interruptAli Saidi
2007-01-04Fix stick compare to work correctly and set checkInterrupts to true at the ap...Ali Saidi
2006-12-27Bug fixes in the TLBAli Saidi
2006-12-19fix twinx loads a little bitAli Saidi
2006-12-18move the twinx loads to the correct opcode and add asis 0x24 and 0x27Ali Saidi
2006-12-17Compilation fixes.Gabe Black
2006-12-17Added in the extended twin load formatGabe Black
2006-12-16Merge zizzer:/bk/sparcfs/Gabe Black
2006-12-16Support for twin loads.Gabe Black
2006-12-16Compiler error fix.Gabe Black
2006-12-15Merge zizzer:/bk/sparcfsLisa Hsu
2006-12-15some small general fixes to make everythign work nicely with other ISAs, now ...Lisa Hsu
2006-12-15tlb.cc:Lisa Hsu
2006-12-15Optimized the TLB translations with some cachingAli Saidi
2006-12-14flesh out twinx asisAli Saidi
2006-12-13Merge zizzer:/bk/newmemLisa Hsu
2006-12-13fix MiscRegFile::readRegWithEffect, which neglected the MISCREGS.Lisa Hsu
2006-12-13Merge zizzer:/bk/sparcfsLisa Hsu
2006-12-12Merge zizzer:/bk/newmemLisa Hsu
2006-12-12Fix bugs in tlbmap (and thus rangemap since the code is nearly identical)Ali Saidi
2006-12-12Rename the StaticInst-based (read|set)(Int|Float)Reg methods to (read|set)(In...Steve Reinhardt
2006-12-09fix lisa's hand mergeAli Saidi
2006-12-09Merge zizzer:/bk/sparcfsAli Saidi
2006-12-09Allocate the correct number of global registersAli Saidi
2006-12-08Merge zizzer:/bk/sparcfsLisa Hsu
2006-12-08mostly implemented SOFTINT relevant interrupt stuff.Lisa Hsu
2006-12-07get legion/m5 to first tlb miss faultAli Saidi
2006-12-06Handle access to ASI_QUEUEAli Saidi
2006-12-06Many more fixes for SPARC_FS. Gets us to the point where SOFTINT startsAli Saidi
2006-12-04forgot to commit miscreg fileAli Saidi
2006-12-04Merge zizzer:/bk/sparcfsGabe Black
2006-12-04Add in code to pass the ASI to translation.Gabe Black
2006-12-04reogranize code to split off FS only misc regs with effect into their own fil...Ali Saidi
2006-12-04More changes to get SPARC fs closer. Now at 1.2M cycles before differenceAli Saidi
2006-11-30Load the hypervisor symbols twice, once with an address mask so that we can g...Ali Saidi
2006-11-29Add TLB DprintfsAli Saidi
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-09 08:43:43 +0000