summaryrefslogtreecommitdiff
path: root/src/arch
AgeCommit message (Expand)Author
2008-10-12X86: Create an eret microop which returns from ROM to combinational decoding.Gabe Black
2008-10-12X86: Make Br never report itself as the last microop.Gabe Black
2008-10-12X86: Create a SeqOp class of microops and make Br one of them.Gabe Black
2008-10-12X86: Implement CPUID with a magical function instead of microcode.Gabe Black
2008-10-12X86: Fix the ordering of special physical address ranges.Gabe Black
2008-10-12X86: Make the local APIC process interrupts and send them to the CPU.Gabe Black
2008-10-12X86: Make the local APIC handle interrupt messages from the IO APIC.Gabe Black
2008-10-12X86: Make the bases for x86 fault class public.Gabe Black
2008-10-12X86: Make APICs communicate through the memory system.Gabe Black
2008-10-12X86: Add a LocalApic trace flag.Gabe Black
2008-10-12X86: Make the local APIC accessible through the memory system directly, and m...Gabe Black
2008-10-12Turn Interrupts objects into SimObjects. Also, move local APIC state into x86...Gabe Black
2008-10-12CPU: Eliminate the get_vec function.Gabe Black
2008-10-11X86: Add an Intel MP table to the simulation.Gabe Black
2008-10-11CPU: Eliminate the simPalCheck funciton.Gabe Black
2008-10-11CPU: Eliminate the hwrei function.Gabe Black
2008-10-10TLB: Make all tlbs derive from a common base class in both python and C++.Gabe Black
2008-10-10X86: Create SimObjects in python and C++ to represent the ACPI system descrip...Gabe Black
2008-10-10X86: Create SimObjects in python and C++ to represent the Intel MP tables.Gabe Black
2008-10-10automergeNathan Binkert
2008-10-10misc: remove #include <cassert> from misc.hh since not everyone needs it.Nathan Binkert
2008-10-10X86: Turn SMBios structures into simobjects.Gabe Black
2008-10-10X86: Add a couple comments to the bios SConscriptGabe Black
2008-10-10X86: Move the smbios objects into a folder for BIOS objects.Gabe Black
2008-10-09SimObjects: Clean up handling of C++ namespaces.Nathan Binkert
2008-10-09eventq: convert all usage of events to use the new API.Nathan Binkert
2008-10-09O3: Generaize the O3 dynamic instruction class so it isn't split out by ISA.Gabe Black
2008-10-09Microcode: Fix a silent typo error in the microcode assembler.Gabe Black
2008-10-09Microcode: Fix a very old bug with parsing external labels in microcode.Gabe Black
2008-10-09X86: Fix the debugging microops. The debug functions can't handle a string ob...Gabe Black
2008-10-09X86: Make far ret modify CS instead of some random selector.Gabe Black
2008-10-06fix shadow set bugs in MIPS code that caused out of bounds access...Korey Sewell
2008-09-29alpha: Need to include cstring so that g++ 4.3 works.Nathan Binkert
2008-09-27gcc: Add extra parens to quell warnings.Nathan Binkert
2008-09-27style: Make a style pass over the whole arch/alpha directory.Nathan Binkert
2008-09-27alpha: Clean up namespace usage.Nathan Binkert
2008-09-27arch: TheISA shouldn't really ever be used in the arch directory.Nathan Binkert
2008-09-27alpha: Get rid fo the namespace called EV5.Nathan Binkert
2008-09-27styleNathan Binkert
2008-09-26style: missed space after switchNathan Binkert
2008-09-26When nesting if statements, use braces to avoid ambiguous else clauses.Nathan Binkert
2008-09-26Use logical operator instead of bitwise operator for correctness.Nathan Binkert
2008-09-26style: bring this file into M5 style, use the new pte translate function.Nathan Binkert
2008-09-26style: These files didn't even come close to following the M5 style guide.Nathan Binkert
2008-09-23sparc: Fix style, create a helper function for translation.Nathan Binkert
2008-09-22styleNathan Binkert
2008-09-19We're using the static keyword improperly in some cases.Nathan Binkert
2008-09-10style: Remove non-leading tabs everywhere they shouldn't be. Developers shoul...Ali Saidi
2008-09-09style: this file did not conform to styleNathan Binkert
2008-09-03X86: Fix the microcode for sign/zero extending moves that use high byte regis...Gabe Black
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-30 13:43:38 +0000