index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
Age
Commit message (
Expand
)
Author
2010-11-15
ARM: Add support for GDB on ARM
William Wang
2010-11-15
ARM: Make utility.hh meet style guidelines
Ali Saidi
2010-11-15
ARM: Cache the misc regs at the TLB to limit readMiscReg() calls.
Ali Saidi
2010-11-15
ARM: Add support for switching CPUs
Ali Saidi
2010-11-15
ARM: Use the correct delete operator for RFE
Ali Saidi
2010-11-15
ARM: Fix SRS instruction to micro-code memory operation and register update.
Ali Saidi
2010-11-15
ARM: Do something predictable for an UNPREDICTABLE branch.
Ali Saidi
2010-11-11
SPARC: Clean up some historical style issues.
Gabe Black
2010-11-08
X86: Fix X86_FS compilation.
Gabe Black
2010-11-08
ARM: Add some TLB statistics for ARM
Ali Saidi
2010-11-08
ARM: Add checkpointing support
Ali Saidi
2010-11-08
ARM: Add support for M5 ops in the ARM ISA
Ali Saidi
2010-11-08
ARM: Keep the warnings to a minimum.
Ali Saidi
2010-11-08
ARM: Don't return the result of a table walk the same cycle it's completed.
Ali Saidi
2010-11-08
ARM/Alpha/Cpu: Change prefetchs to be more like normal loads.
Ali Saidi
2010-11-08
ARM: Make all ARM uops delayed commit.
Ali Saidi
2010-11-08
sim: Use forward declarations for ports.
Ali Saidi
2010-10-31
ISA,CPU,etc: Create an ISA defined PC type that abstracts out ISA behaviors.
Gabe Black
2010-10-29
X86: Fault on divide by zero instead of panicing.
Gabe Black
2010-10-29
X86: Make syscalls also serialize after.
Gabe Black
2010-10-22
X86: Make nop a regular, non-microcoded instruction.
Gabe Black
2010-10-22
X86: Implement genMachineCheckFault.
Gabe Black
2010-10-22
X86: Make syscall instructions non-speculative in SE.
Gabe Black
2010-10-22
ISA: Simplify various implementations of completeAcc.
Gabe Black
2010-10-22
ARM: Don't pretend to writeback registers in initiateAcc.
Gabe Black
2010-10-16
Mem: Reclaim some request flags used by MIPS for alignment checking.
Gabe Black
2010-10-15
GetArgument: Rework getArgument so that X86_FS compiles again.
Gabe Black
2010-10-14
SPARC: Get rid of the copy/pasted StackTrace stolen from Alpha.
Gabe Black
2010-10-13
Mem: Change the CLREX flag to CLEAR_LL.
Gabe Black
2010-10-10
X86: Detect attempts to load a 32 bit kernel and panic.
Gabe Black
2010-10-10
SPARC: Make SPARC's ISA's clear function initialize everything it should.
Gabe Black
2010-10-10
Alpha: Force all the IPRs to an initial, determinstic value when cleared.
Gabe Black
2010-10-10
Alpha: Initialize the data TLB mode IPR.
Gabe Black
2010-10-04
Alpha: Fix Alpha NumMiscArchRegs constant.
Gabe Black
2010-10-01
Power: Fix compile error from previous push.
Ali Saidi
2010-10-01
ARM: Make the TLB a little bit faster by moving most recently used items to f...
Ali Saidi
2010-10-01
ARM: Implement functional virtual to physical address translation
Ali Saidi
2010-10-01
Debug: Implement getArgument() and function skipping for ARM.
Ali Saidi
2010-10-01
ARM: Clean up use of TBit and JBit.
Ali Saidi
2010-09-29
X86: Fix the RIP relative versions of the BT, BTC, BTR, and BTS instructions.
Gabe Black
2010-09-14
X86: Make the halt microop non-speculative.
Gabe Black
2010-09-14
X86: Make unrecognized instructions behave better in x86.
Gabe Black
2010-09-14
CPU: Trim unnecessary includes from some common files.
Gabe Black
2010-09-13
Faults: Pass the StaticInst involved, if any, to a Fault's invoke method.
Gabe Black
2010-09-10
style: fix sorting of includes and whitespace in some files
Nathan Binkert
2010-08-31
ARM: Get rid of the checkFpEnableFault function in ARM.
Gabe Black
2010-08-31
Alpha: Alpha's mt.hh was including mips header files.
Gabe Black
2010-08-27
X86: Change the copyright holder to AMD.
Gabe Black
2010-08-25
ARM: Support unaligned memory access.
Min Kyu Jeong
2010-08-25
ARM: Seperate the queues of L1 and L2 walker states.
Gene WU
[next]