index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
Age
Commit message (
Expand
)
Author
2011-02-12
inorder: remove unused isa ops
Korey Sewell
2011-02-11
O3: Fix a few bugs in the TableWalker object.
Giacomo Gabrielli
2011-02-11
O3: Enhance data address translation by supporting hardware page table walkers.
Giacomo Gabrielli
2011-02-07
X86: Obey the wp bit of CR0.
Tim Harris
2011-02-07
X86: Use all 64 bits of the lstar register in the SYSCALL_64 macroop.
Tim Harris
2011-02-07
X86: Fix JMP_FAR_I to unpack a far pointer correctly.
Tim Harris
2011-02-07
X86: Read the LDT/GDT at CPL0 when executing an iret.
Tim Harris
2011-02-07
X86: Fix compiling vtophys.cc
Gabe Black
2011-02-06
m5: added work completed monitoring support
Brad Beckmann
2011-02-06
dev: fixed bugs to extend interrupt capability beyond 15 cores
Brad Beckmann
2011-02-06
x86: Timing support for pagetable walker
Joel Hestness
2011-02-06
x86: Add checkpointing capability to arch components
Joel Hestness
2011-02-06
x86: implements vtophys
Joel Hestness
2011-02-06
IntDev: packet latency fix
Joel Hestness
2011-02-06
MessagePort: implement the virtual recvTiming function to avoid double pkt de...
Joel Hestness
2011-02-06
x86: set IsCondControl flag for the appropriate microops
Brad Beckmann
2011-02-03
Fault: Rename sim/fault.hh to fault_fwd.hh to distinguish it from faults.hh.
Gabe Black
2011-02-02
X86: Get rid of the stupd microop.
Gabe Black
2011-02-02
X86: Replace the stupd microop with a store/update sequence.
Gabe Black
2011-01-18
O3: Fix itstate prediction and recovery.
Matt Horsnell
2011-01-18
O3: Fix some variable length instruction issues with the O3 CPU and ARM ISA.
Matt Horsnell
2011-01-18
ARM: The ARM decoder should not panic when decoding undefined holes is arch.
Matt Horsnell
2011-01-18
O3: Fixes the way prefetches are handled inside the iew unit.
Matt Horsnell
2011-01-18
ARM: Add support for moving predicated false dest operands from sources.
Ali Saidi
2011-01-18
O3: Fixes fetch deadlock when the interrupt clears before CPU handles it.
Min Kyu Jeong
2011-01-18
ARM: Use an actual NOP instead of a instruction that happens to do nothing
Ali Saidi
2011-01-18
ARM: fix mismatched new/delete.
Ali Saidi
2011-01-15
SPARC: Adjust the "call" instruction so R15 doesn't get marked as a source.
Gabe Black
2011-01-07
Replace curTick global variable with accessor functions.
Steve Reinhardt
2011-01-07
scons: show sources and targets when building, and colorize output.
Steve Reinhardt
2011-01-03
Make commenting on close namespace brackets consistent.
Steve Reinhardt
2010-12-20
Style: Replace some tabs with spaces.
Gabe Black
2010-12-09
ARM: Take advantage of new PCState syntax.
Gabe Black
2010-12-09
ARM: Get rid of some unused FP operands.
Gabe Black
2010-12-08
Alpha: Take advantage of new PCState syntax.
Gabe Black
2010-12-08
MIPS: Take advantage of new PCState syntax.
Gabe Black
2010-12-08
POWER: Take advantage of new PCState syntax.
Gabe Black
2010-12-08
SPARC: Take advantage of new PCState syntax.
Gabe Black
2010-12-08
X86: Take advantage of new PCState syntax.
Gabe Black
2010-12-07
ISA: Get the parser to support pc state components more elegantly.
Gabe Black
2010-12-07
O3: Support squashing all state after special instruction
Ali Saidi
2010-12-07
O3: Make all instructions that write a misc. register not perform the write u...
Giacomo Gabrielli
2010-12-07
O3: Support SWAP and predicated loads/store in ARM.
Min Kyu Jeong
2010-12-07
ARM: Support switchover with hardware table walkers
Ali Saidi
2010-11-23
X86: Obey the PCD (cache disable) bit in the page tables.
Gabe Black
2010-11-22
X86: Mark IO space accesses as uncachable.
Gabe Black
2010-11-19
SCons: Support building without an ISA
Ali Saidi
2010-11-15
O3: Make O3 support variably lengthed instructions.
Gabe Black
2010-11-15
ARM: Add comment about the organization of the IT state register
Ali Saidi
2010-11-15
CPU/ARM: Add SIMD op classes to CPU models and ARM ISA.
Giacomo Gabrielli
[next]