index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
Age
Commit message (
Expand
)
Author
2011-06-10
sparc: don't use directcntrl branch flag
Korey Sewell
2011-06-09
sparc: compilation fixes for inorder
Korey Sewell
2011-06-07
ISA parser: Loosen the regular expressions matching filenames.
Gabe Black
2011-06-02
scons: rename TraceFlags to DebugFlags
Nathan Binkert
2011-06-02
copyright: clean up copyright blocks
Nathan Binkert
2011-05-23
syscall emul: fix Power Linux mmap constant, plus other cleanup
Steve Reinhardt
2011-05-23
config: revamp x86 config to avoid appending to SimObjectVectors
Steve Reinhardt
2011-05-23
O3: Fix issue with interrupts/faults occuring in the middle of a macro-op
Geoffrey Blake
2011-05-18
gcc: fix an uninitialized variable warning from G++ 4.5
Nathan Binkert
2011-05-13
ARM: Generate condition code setting code based on which codes are set.
Ali Saidi
2011-05-13
ARM: Construct the predicate test register for more instruction programatically.
Ali Saidi
2011-05-13
ARM: Further break up condition code into NZ, C, V bits.
Ali Saidi
2011-05-13
ARM: Remove the saturating (Q) condition code from the renamed register.
Ali Saidi
2011-05-13
ARM: Break up condition codes into normal flags, saturation, and simd.
Ali Saidi
2011-05-13
Trace: Allow printing ASIDs and selectively tracing based on user/kernel code.
Chander Sudanthi
2011-05-13
ARM: Better RealView/Versatile EB platform support.
Chander Sudanthi
2011-05-06
X86: Fix the Lldt instructions so they load the ldtr and not the tr.
Gabe Black
2011-05-04
ARM: Add support for loading the a bootloader and configuring parameters for it
Ali Saidi
2011-05-04
ARM: Implement WFE/WFI/SEV semantics.
Prakash Ramrakhyani
2011-05-04
ARM: Add support for MP misc regs and broadcast flushes.
Ali Saidi
2011-05-04
ARM: Add vfpv3 support to native trace.
Ali Saidi
2011-05-04
ARM: Fix small bug with vcvt instruction
Ali Saidi
2011-04-23
X86: When decoding a memory only inst, fault on reg encodings, don't assert.
Gabe Black
2011-04-20
fix some build problems from prior changesets
Nathan Binkert
2011-04-15
trace: reimplement the DTRACE function so it doesn't use a vector
Nathan Binkert
2011-04-15
debug: create a Debug namespace
Nathan Binkert
2011-04-15
includes: fix up code after sorting
Nathan Binkert
2011-04-15
includes: sort all includes
Nathan Binkert
2011-04-10
ARM: Fix checkpoint restoration in ARM_SE.
Ali Saidi
2011-04-10
ARM: Get rid of some comments/todos that no longer apply.
Ali Saidi
2011-04-04
ARM: Use CPU local lock before sending load to mem system.
Ali Saidi
2011-04-04
ARM: Fix checkpoint restoration into O3 CPU and the way O3 switchCpu works.
Ali Saidi
2011-04-04
ARM: Fix bug in MicroLdrNeon templates for initiateAcc().
Ali Saidi
2011-04-04
ARM: Cleanup and small fixes to some NEON ops to match the spec.
William Wang
2011-04-04
ARM: Cleanup implementation of ITSTATE and put important code in PCState.
Ali Saidi
2011-04-04
ARM: Fix m5op parameters bug.
Ali Saidi
2011-04-04
ARM: Tag appropriate instructions as IsReturn
Ali Saidi
2011-04-04
ARM: Fix table walk going on while ASID changes error
Ali Saidi
2011-04-04
ARM: Remove debugging warn that was accidently left in.
Ali Saidi
2011-03-29
Power: Fix compilation.
Gabe Black
2011-03-26
mips: cleanup ISA-specific code
Korey Sewell
2011-03-25
Arm: Add in a missing miscRegName.
Gabe Black
2011-03-24
Arm: Get rid of unused and incomplete setCp15Register and readCp15Register.
Gabe Black
2011-03-24
Arm: Get rid of the unused copyStringArray32 method from Arm process classes.
Gabe Black
2011-03-24
ISA parser: Set up op_src_decl and op_dest_decl for pc operands.
Gabe Black
2011-03-17
ARM: Add minimal ARM_SE support for m5threads.
Chris Emmons
2011-03-17
ARM: Fix subtle bug in LDM.
Ali Saidi
2011-03-17
ARM: Implement the Instruction Set Attribute Registers (ISAR).
Ali Saidi
2011-03-17
ARM: Identify branches as conditional or unconditional and direct or indirect.
Ali Saidi
2011-03-17
ARM: Fix small bug with VLDM/VSTM instructions.
Ali Saidi
[next]