summaryrefslogtreecommitdiff
path: root/src/arch
AgeCommit message (Expand)Author
2007-12-01X86: Make the "fault" microop predicated.Gabe Black
2007-12-01X86: Implement the LIDT instruction.Gabe Black
2007-12-01X86: Implement the lgdt instruction.Gabe Black
2007-12-01X86: Implement wrbase and wrlimit for loading pseudo descriptors.Gabe Black
2007-12-01X86: Separate the effective seg base and the "hidden" seg base.Gabe Black
2007-11-30SPARC: Fixes for invalidateAll and demapAll in the SPARC TLBs.Gabe Black
2007-11-29SPARC: Fix 32 bit register window flushing endian conversion.Gabe Black
2007-11-29SPARC: Fix the initial stack to match what the Linux kernel does.Gabe Black
2007-11-29SPARC: Combine the 64 and 32 bit process initialization code.Gabe Black
2007-11-19Serialization: Serialize SPARC PTEs last so their nameOut() calls don't inter...Ali Saidi
2007-11-17add back in clobbered MIPS fix for g++ 4.2Korey Sewell
2007-11-16go back and fix up MIPS copyright headersKorey Sewell
2007-11-16move initCPU, processInterrupts declaration to core_specific file.Korey Sewell
2007-11-16Gabe's 32-bit X86 fix mergeKorey Sewell
2007-11-16X86: Fix 32 bit compilation.Gabe Black
2007-11-15remove unnecessary namespaceKorey Sewell
2007-11-15fix MIPS headersKorey Sewell
2007-11-15Add CoreSpecific type to all archsKorey Sewell
2007-11-15Get MIPS simple regression working. Take out unecessary functions "setShadowS...Korey Sewell
2007-11-15branch mergeKorey Sewell
2007-11-14comment and spacingKorey Sewell
2007-11-14Get MIPS_SE actually working again by actually by fixing TLB stuff and runnin...Korey Sewell
2007-11-13Add in files from merge-bare-iron, get them compiling in FS and SE modeKorey Sewell
2007-11-13X86: Make microcode use presegmentation RIPs and the rest of m5 use post segm...Gabe Black
2007-11-12X86: Separate out the page table walker into it's own cc and hh.Gabe Black
2007-11-12X86: Fix a stupid typo where WRMSR and RDMSR were switched, and add a debug s...Gabe Black
2007-11-12X86: Implement tlb invalidation and make it happen some of the times it should.Gabe Black
2007-11-12X86: Implement the wrcr microop which writes a control register, and some con...Gabe Black
2007-11-12X86: Implement some bit testing instructions.Gabe Black
2007-11-12X86: Change the meaning of the sext and zext width operand, and make sext set...Gabe Black
2007-11-12X86: Flesh out the opcode groups for two byte opcodes.Gabe Black
2007-11-12X86: Work on the page table walker, TLB, and related faults.Gabe Black
2007-11-12X86: Implement a page table walker.Gabe Black
2007-11-12X86: Implement the startupCPU function.Gabe Black
2007-11-12X86: Make some of the bits of CR0 do what they're supposed to.Gabe Black
2007-11-12X86: Various fixes to indexing segmentation related registersGabe Black
2007-11-11SPARC: Force %g1 to be zero on process startup even though it normally alread...Gabe Black
2007-11-08Alpha: Fix a long standing bug where all code ran as PAL code in FS.Gabe Black
2007-11-08ISA parser: Make the isa parser generate MaxInstSrcRegs and MaxInstDestRegs.Gabe Black
2007-11-08CPU: Add function to explictly compare thread contexts after copying.Ali Saidi
2007-11-07SPARC: Make 64 bit SPARC process initialization check checkpointRestored too.Gabe Black
2007-10-31String constant const-ness changes to placate g++ 4.2.Steve Reinhardt
2007-10-31Traceflags: Add SCons function to created a traceflag instead of having one f...Ali Saidi
2007-10-31Linux Support: Finally update vptr for new memory system.Ali Saidi
2007-10-30X86: Compile fixes for 32 bit/debug/opt.Gabe Black
2007-10-25TLB: Fix serialization issues with the tlb entries and make the page table st...Gabe Black
2007-10-25SE: Fix page table and system serialization, don't reinit process if this is ...Ali Saidi
2007-10-23X86: Fix X86_FS compilation.Gabe Black
2007-10-22X86: Use the cda microop where appropriate. The ENTER instruction still needs...Gabe Black
2007-10-22X86: Implement the cda microop which checks if an address is legal to write to.Gabe Black
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-15 09:39:21 +0000