index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
base
/
SConscript
Age
Commit message (
Expand
)
Author
2018-09-10
base: Fix isSubset() for addr ranges with interleaving
Nikos Nikoleris
2018-06-28
base: Add an asymmetrical Coroutine class
Giacomo Travaglini
2018-06-21
base: Add a class which encapsulates Fibers.
Gabe Black
2017-12-13
arm,sparc,x86,base,cpu,sim: Replace the Twin(32|64)_t types with.
Gabe Black
2017-12-12
tests: Turn fbtest into a gtest and move it to src/base.
Gabe Black
2017-12-12
tests: Move the cprintftest unit test into src/base.
Gabe Black
2017-12-12
tests: Move the trietest unit test into base.
Gabe Black
2017-12-12
tests: Add an implementation of the Logger interface for use gtests.
Gabe Black
2017-12-06
base: Split out the pixel class in framebuffer.(cc|hh).
Gabe Black
2017-12-04
misc: Rename misc.(hh|cc) to logging.(hh|cc)
Gabe Black
2017-11-28
tests: Move the bituniontest to be alongside the bitunion header.
Gabe Black
2017-10-31
base: Introducing utility for writing raw data in png format
Giacomo Travaglini
2017-10-20
base: Function for mirroring bits in variable length word
Giacomo Travaglini
2015-08-07
base: Rewrite the CircleBuf to fix bugs and add serialization
Andreas Sandberg
2015-05-23
base: Redesign internal frame buffer handling
Andreas Sandberg
2014-09-03
base: Use STL C++11 random number generation
Andreas Hansson
2014-08-10
base: Remove unused files
Andreas Hansson
2013-09-04
arch: Resurrect the NOISA build target and rename it NULL
Andreas Hansson
2013-02-15
loader: add a flattened device tree blob (dtb) object
Anthony Gutierrez
2013-02-10
ruby: replace Time with Cycles in Message class
Nilay Vaish
2012-09-19
AddrRange: Simplify Range by removing stream input/output
Andreas Hansson
2012-06-05
sim: Remove FastAlloc
Ali Saidi
2011-06-02
scons: rename TraceFlags to DebugFlags
Nathan Binkert
2011-05-12
stats: delete mysql support
Nathan Binkert
2011-05-12
stats: move code that loops over all stats into python
Nathan Binkert
2011-02-11
VNC: Add VNC server to M5
Ali Saidi
2011-01-03
Delete unused files from src/base directory.
Steve Reinhardt
2010-11-19
SCons: Support building without an ISA
Ali Saidi
2010-06-14
stats: get rid of the never-really-used event stuff
Nathan Binkert
2010-04-18
callback: Make helper functions that create callback objects for you
Nathan Binkert
2009-02-26
CPA: Add new object for gathering critical path annotations.
Ali Saidi
2009-02-23
stats: get rid of the convoluted 'database' code.
Nathan Binkert
2009-02-23
debug: Move debug_break into src/base
Nathan Binkert
2009-01-19
tracing: Add help strings for some of the trace flags
Nathan Binkert
2008-09-19
atomicio: provide atomic read and write functions.
Nathan Binkert
2007-11-13
Add in files from merge-bare-iron, get them compiling in FS and SE mode
Korey Sewell
2007-10-31
Traceflags: Add SCons function to created a traceflag instead of having one f...
Ali Saidi
2007-10-31
Base: Rework the way M5 provides and creates random numbers.
Ali Saidi
2007-06-09
only compile fenv.c if we're using fenv
Nathan Binkert
2007-04-21
create base/fenv.c to standerdize fenv across platforms. It's a c file and no...
Ali Saidi
2007-04-12
Completely re-work how the scons framework incorporates swig
Nathan Binkert
2007-03-26
Instead of creating a new python process to run traceflags.py,
Nathan Binkert
2007-03-10
Rework the way SCons recurses into subdirectories, making it
Nathan Binkert