summaryrefslogtreecommitdiff
path: root/src/base
AgeCommit message (Expand)Author
2013-01-07base: Add support for merging of interleaved address rangesAndreas Hansson
2013-01-07mem: Add interleaving bits to the address rangesAndreas Hansson
2013-01-07base: Simplify the AddrRangeMap by removing unused codeAndreas Hansson
2013-01-07base: Encapsulate the underlying fields in AddrRangeAndreas Hansson
2013-01-07mem: Add tracing support in the communication monitorAndreas Hansson
2012-11-16sim: have a curTick per eventqNilay Vaish
2012-11-02sim: Include object header files in SWIG interfacesAndreas Sandberg
2012-11-02base: Add missing header file to addr_range.hh.Andreas Sandberg
2012-11-02base: Fix a few incorrectly handled print format casesChander Sudanthi
2012-11-02base: split out the VncServer into a VncInput and Server classesChander Sudanthi
2012-10-15Mem: Use range operations in bus in preparation for stripingAndreas Hansson
2012-09-25ARM: added support for flattened device tree blobsDam Sunwoo
2012-09-25base: Check for static_assert support and provide fallbackAndreas Sandberg
2012-09-19AddrRange: Transition from Range<T> to AddrRangeAndreas Hansson
2012-09-19AddrRange: Simplify Range by removing stream input/outputAndreas Hansson
2012-09-19AddrRange: Remove unused range_multimapAndreas Hansson
2012-09-14scons: Use c++0x with gcc >= 4.4 instead of 4.6Andreas Hansson
2012-09-10NetBSD: Build on NetBSDPalle Lyckegaard
2012-09-10AddrRange: Remove the unused range_ops headerAndreas Hansson
2012-09-10Inet: Remove the SackRange and its useAndreas Hansson
2012-09-07loader: initialize all memory in the ObjectFile objects.Ali Saidi
2012-09-07Param: Transition to Cycles for relevant parametersAndreas Hansson
2012-08-28Clock: Add a Cycles wrapper class and use where applicableAndreas Hansson
2012-08-21Clock: Make Tick unsigned and remove UTickAndreas Hansson
2012-08-06str: add an overloaded startswith() utility methodSteve Reinhardt
2012-07-09Bus: Replace tickNextIdle and inRetry with a state variableAndreas Hansson
2012-07-09Fix: Address a few benign memory leaksAndreas Hansson
2012-06-05stats: when applying an operation to two vectors sum the components first.William Wang
2012-06-05sim: Remove FastAllocAli Saidi
2012-06-05stats: Provide a mechanism to get a callback when stats are dumped.Mitchell Hayenga
2012-05-30Packet: Unify the use of PortID in packet and portAndreas Hansson
2012-05-10stats: fix bug in assert for 2d vectorAli Saidi
2012-05-10base: fix a invalid ?: operatorAli Saidi
2012-05-10stats: track if the stats have been enabled and prevent requesting master idAli Saidi
2012-05-09stats: use nan instead of no_valueNathan Binkert
2012-04-25clang/gcc: Use STL hash function for int64_t and uint64_tAndreas Hansson
2012-04-22base: Include cassert in trie.hh.Gabe Black
2012-04-14sim: Update some comments in trie.hh that were meant to go in the last change.Gabe Black
2012-04-14sim: A trie data structure specifically to speed up paging lookups.Gabe Black
2012-04-14clang/gcc: Fix compilation issues with clang 3.0 and gcc 4.6Andreas Hansson
2012-04-06MEM: Enable multiple distributed generalized memoriesAndreas Hansson
2012-03-26range_map: Enable const find and iterationAndreas Hansson
2012-03-19gcc: Clean-up of non-C++0x compliant code, first stepsAndreas Hansson
2012-03-01VNC: spacingChander Sudanthi
2012-03-01ARM: Add RTC device for ARM platforms.Ali Saidi
2012-02-24MEM: Make port proxies use references rather than pointersAndreas Hansson
2012-01-31Merge with head, hopefully the last time for this batch.Gabe Black
2012-01-31clang: Enable compiling gem5 using clang 2.9 and 3.0Koan-Sin Tan
2012-01-31util: implements "writefile" gem5 op to export file from guest to host filesy...Dam Sunwoo
2012-01-28Merge with the main repo.Gabe Black
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-01 13:52:27 +0000