summaryrefslogtreecommitdiff
path: root/src/cpu/BaseCPU.py
AgeCommit message (Expand)Author
2013-01-07arch: Make the ISA class inherit from SimObjectAndreas Sandberg
2012-11-02sim: Include object header files in SWIG interfacesAndreas Sandberg
2012-10-15Regression: Use CPU clock and 32-byte width for L1-L2 busAndreas Hansson
2012-09-25sim: Move CPU-specific methods from SimObject to the BaseCPU classAndreas Sandberg
2012-08-28Clock: Add a Cycles wrapper class and use where applicableAndreas Hansson
2012-08-21CPU: Remove overloaded function_trace_start parameterAndreas Hansson
2012-08-21Clock: Move the clock and related functions to ClockedObjectAndreas Hansson
2012-05-31Bus: Split the bus into a non-coherent and coherent busAndreas Hansson
2012-03-09CheckerCPU: Make CheckerCPU runtime selectable instead of compile selectableGeoffrey Blake
2012-03-01x86: Fix switching of CPUsNilay Vaish
2012-02-13MEM: Introduce the master/slave port roles in the Python classesAndreas Hansson
2012-01-31Merge with head, hopefully the last time for this batch.Gabe Black
2012-01-31CheckerCPU: Re-factor CheckerCPU to be compatible with current gem5Geoffrey Blake
2012-01-28Merge with the main repo.Gabe Black
2012-01-17CPU: Moving towards a more general port across CPU modelsAndreas Hansson
2012-01-07Merge with the main repository again.Gabe Black
2011-12-01ARM: Add support for having a TLB cache.Ali Saidi
2011-11-18SE/FS: Get rid of FULL_SYSTEM in the CPU directory.Gabe Black
2011-11-02SE/FS: Get rid of FULL_SYSTEM in sim.Gabe Black
2011-10-16ARM: Turn on the page table walker on ARM in SE mode.Gabe Black
2011-10-13X86: Turn on the page table walker in SE mode.Gabe Black
2011-10-09SE/FS: Build the Interrupt objects in SE mode.Gabe Black
2011-03-26mips: cleanup ISA-specific codeKorey Sewell
2011-02-06mcpat: Adds McPAT performance countersJoel Hestness
2011-02-03Config: Keep track of uncached and cached ports separately.Gabe Black
2011-02-01X86: Add L1 caches for the TLB walkers.Gabe Black
2010-11-23X86: Loosen an assert for x86 and connect the APIC ports when caches are used.Gabe Black
2010-06-02ARM: Implement the ARM TLB/Tablewalker. Needs performance improvements.Ali Saidi
2009-10-27POWER: Add support for the Power ISATimothy M. Jones
2009-09-22python: Move more code into m5.util allow SCons to use that code.Nathan Binkert
2009-04-21arm: Unify the ARM tlb. We forgot about this when we did the rest.Nathan Binkert
2009-04-08tlb: More fixing of unified TLBNathan Binkert
2009-04-08tlb: Don't separate the TLB classes into an instruction TLB and a data TLBGabe Black
2009-01-30Config: Cause a fatal() when a parameter without a default value isn't set(FS...Ali Saidi
2008-12-17Make Alpha pseudo-insts available from SE mode.Steve Reinhardt
2008-11-02make BaseCPU the provider of _cpuId, and cpuId() instead of being scatteredLisa Hsu
2008-10-12X86: Fix the ordering of special physical address ranges.Gabe Black
2008-10-12X86: Make APICs communicate through the memory system.Gabe Black
2008-10-12X86: Make the local APIC accessible through the memory system directly, and m...Gabe Black
2008-10-12Turn Interrupts objects into SimObjects. Also, move local APIC state into x86...Gabe Black
2008-08-11params: Convert the CPU objects to use the auto generated param structs.Nathan Binkert
2008-02-05Add base ARM code to M5Stephen Hines
2007-11-21imported patch pagewalker.patchGabe Black
2007-11-13Add in files from merge-bare-iron, get them compiling in FS and SE modeKorey Sewell
2007-08-26Address Translation: Make SE mode use an actual TLB/MMU for translation like FS.Gabe Black
2007-08-08Added fastmem option.Vincentius Robby
2007-07-28Turn the instruction tracing code into pluggable sim objects.Gabe Black
2007-05-27Move SimObject python files alongside the C++ and fixNathan Binkert