index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
SConscript
Age
Commit message (
Expand
)
Author
2009-07-19
CPU: Separate out native trace into ISA (in)dependent code and SimObjects.
Gabe Black
2009-06-04
move: put predictor includes and cc files into the same place
Nathan Binkert
2009-05-12
inorder-tlb-cunit: merge the TLB as implicit to any memory access
Korey Sewell
2009-05-12
inorder-o3: allow both to compile together
Korey Sewell
2009-05-12
inorder/alpha-isa: create eaComp object visible to StaticInst through ISA
Korey Sewell
2009-04-18
o3-delay-slot-bpred: fix decode stage handling of uncdtl. branches.\n decode ...
Korey Sewell
2009-02-10
CPU: Prepare CPU models for the new in-order CPU model.
Korey Sewell
2009-01-13
SCons: centralize the Dir() workaround for newer versions of scons.
Nathan Binkert
2009-01-06
Tracing: Make tracing aware of macro and micro ops.
Gabe Black
2008-08-11
params: Convert the CPU objects to use the auto generated param structs.
Nathan Binkert
2008-04-10
SCons: add comments to SConscript documenting bug workaround
Ali Saidi
2008-04-08
SCons: Manually specifying header only directories with Dir() works around th...
Ali Saidi
2007-11-08
CPU: Add function to explictly compare thread contexts after copying.
Ali Saidi
2007-10-31
Traceflags: Add SCons function to created a traceflag instead of having one f...
Ali Saidi
2007-07-28
Turn the instruction tracing code into pluggable sim objects.
Gabe Black
2007-07-23
Major changes to how SimObjects are created and initialized. Almost all
Nathan Binkert
2007-05-27
Move SimObject python files alongside the C++ and fix
Nathan Binkert
2007-03-10
Rework the way SCons recurses into subdirectories, making it
Nathan Binkert
2007-01-26
make our code a little more standards compliant
Ali Saidi
2006-10-09
Update the Memtester, commit a config file/test for it.
Ron Dreslinski
2006-07-21
Minor functionality updates.
Kevin Lim
2006-07-19
Put regression tests back into m5. They are located in the "tests" directory...
Kevin Lim
2006-07-14
Fix the CheckerCPU being included via python.
Kevin Lim
2006-07-10
Some minor cleanups.
Kevin Lim
2006-07-05
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-07-05
Split off files that are shared across the O3 and Ozone models.
Kevin Lim
2006-06-30
Make O3CPU model independent of the ISA
Korey Sewell
2006-06-22
Changes to get OzoneCPU to compile once more.
Kevin Lim
2006-06-22
Split Checker up properly into templated and non-templated definitions.
Kevin Lim
2006-06-22
Fix to have the static inst exec sigs also dependent on the CPU models used.
Kevin Lim
2006-06-17
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-06-17
Fix up code to be able to use the Checker.
Kevin Lim
2006-06-17
Split off instantiation into separate CC files for each of the models. This ...
Kevin Lim
2006-06-17
Minor fixes in comments.
Steve Reinhardt
2006-06-16
Two updates that got combined into one ChangeSet accidentally. They're both ...
Kevin Lim
2006-06-02
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-06-02
Fixes to get compiling to work. This is mainly fixing up some includes; chan...
Kevin Lim
2006-05-31
Updated Authors from bk prs info
Ali Saidi
2006-05-30
Merge ktlim@zizzer:/bk/m5
Kevin Lim
2006-05-22
New directory structure:
Steve Reinhardt