summaryrefslogtreecommitdiff
path: root/src/cpu/base.hh
AgeCommit message (Expand)Author
2012-01-17MEM: Separate queries for snooping and address rangesAndreas Hansson
2012-01-17CPU: Moving towards a more general port across CPU modelsAndreas Hansson
2012-01-09O3: Add support of function tracing with O3 CPU.Ali Saidi
2011-04-15includes: sort all includesNathan Binkert
2011-03-26mips: cleanup ISA-specific codeKorey Sewell
2011-02-06m5: added work completed monitoring supportBrad Beckmann
2011-02-06mcpat: Adds McPAT performance countersJoel Hestness
2011-01-07Replace curTick global variable with accessor functions.Steve Reinhardt
2010-11-15O3: Make O3 support variably lengthed instructions.Gabe Black
2010-04-15tick: rename Clock namespace to SimClockNathan Binkert
2010-01-12since totalInstructions() is impl'ed by all the cpus, make it an abstract bas...Lisa Hsu
2009-09-23arch: nuke arch/isa_specific.hh and move stuff to generated config/the_isa.hhNathan Binkert
2009-05-26types: add a type for thread IDs and try to use it everywhereNathan Binkert
2009-05-05cpus: fix cpu progress eventKorey Sewell
2009-03-05stats: Fix all stats usages to deal with template fixesNathan Binkert
2009-01-24cpu: provide a wakeup mechanism that can be used to pull CPUs out of sleep.Nathan Binkert
2008-11-04get rid of all instances of readTid() and getThreadNum(). Unify and eliminateLisa Hsu
2008-11-02make BaseCPU the provider of _cpuId, and cpuId() instead of being scatteredLisa Hsu
2008-10-21style: Use the correct m5 style for things relating to interrupts.Nathan Binkert
2008-10-12CPU: Create a microcode ROM object in the CPU which is defined by the ISA.Gabe Black
2008-10-12Turn Interrupts objects into SimObjects. Also, move local APIC state into x86...Gabe Black
2008-10-12CPU: Eliminate the get_vec function.Gabe Black
2008-10-11CPU: Add a getInterruptController functionGabe Black
2008-10-09eventq: convert all usage of events to use the new API.Nathan Binkert
2008-08-18Changed BaseCPU::ProfileEvent's interval member to be of type Tick. This was ...Richard Strong
2008-08-11params: Convert the CPU objects to use the auto generated param structs.Nathan Binkert
2008-02-06Make the Event::description() a const functionStephen Hines
2007-11-15add core specific parameter to BaseCPU paramsKorey Sewell
2007-11-13Add in files from merge-bare-iron, get them compiling in FS and SE modeKorey Sewell
2007-09-28Rename cycles() function to ticks()Ali Saidi
2007-09-28Update statistics to use cycles properly instead of ticksAli Saidi
2007-07-28Turn the instruction tracing code into pluggable sim objects.Gabe Black
2007-03-15Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2007-03-15Make the predecoder an object with it's own switched header file. Start addin...Gabe Black
2007-03-09Two fixes:Kevin Lim
2007-03-03Implement Niagara I/O interface and rework interruptsAli Saidi
2007-01-30Make SPARC checkpointing workAli Saidi
2007-01-26eliminate cpu checkInterrupts bool, it is redundant and unnecessary.Lisa Hsu
2007-01-08the way i understand it, interrupts in m5 is a little bloated. the usage of ...Lisa Hsu
2006-12-04More changes to get SPARC fs closer. Now at 1.2M cycles before differenceAli Saidi
2006-11-14Make cpu's capable of having a phase shiftRon Dreslinski
2006-11-11Get rid of the ParamContext for pseudo instructions and moveNathan Binkert
2006-11-06Merge zizzer.eecs.umich.edu:/bk/newmem/Gabe Black
2006-11-06Clean up clock phase drift code a bit.Kevin Lim
2006-11-03Got rid of "inPalMode". Some places are still effectively checking if they ar...Gabe Black
2006-11-03Add a new file which describes an ISA's interrupt handling mechanism. It reco...Gabe Black
2006-10-08Implement Alpha LL/SC support for SimpleCPU (Atomic & Timing)Steve Reinhardt
2006-10-02Updates to fix merge issues and bring almost everything up to working speed. ...Kevin Lim
2006-09-30Merge ktlim@zamp:./local/clean/o3-merge/m5Kevin Lim
2006-07-07Update cpus to use the getPort function to use a connector object to connect ...Ron Dreslinski
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-11 05:59:54 +0000