index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
base_dyn_inst.hh
Age
Commit message (
Expand
)
Author
2012-03-09
CheckerCPU: Make CheckerCPU runtime selectable instead of compile selectable
Geoffrey Blake
2012-02-24
CPU: Round-two unifying instr/data CPU ports across models
Andreas Hansson
2012-02-12
mem: Add a master ID to each request object.
Ali Saidi
2012-02-07
Faults: Turn off arch/faults.hh
Gabe Black
2012-01-31
Merge with head, hopefully the last time for this batch.
Gabe Black
2012-01-31
CheckerCPU: Re-factor CheckerCPU to be compatible with current gem5
Geoffrey Blake
2011-11-18
SE/FS: Get rid of includes of config/full_system.hh.
Gabe Black
2011-09-13
LSQ: Only trigger a memory violation with a load/load if the value changes.
Ali Saidi
2011-09-09
StaticInst: Merge StaticInst and StaticInstBase.
Gabe Black
2011-08-14
O3: Add a pointer to the macroop for a microop in the dyninst.
Gabe Black
2011-08-07
Translation: Use a pointer type as the template argument.
Gabe Black
2011-08-02
O3: Get rid of the raw ExtMachInst constructor on DynInsts.
Gabe Black
2011-07-02
ExecContext: Rename the readBytes/writeBytes functions to readMem and writeMem.
Gabe Black
2011-07-02
ExecContext: Get rid of the now unused read/write templated functions.
Gabe Black
2011-04-04
CPU: Remove references to memory copy operations
Ali Saidi
2011-04-04
O3: Tighten memory order violation checking to 16 bytes.
Ali Saidi
2011-02-11
O3: Enhance data address translation by supporting hardware page table walkers.
Giacomo Gabrielli
2010-12-07
O3: Support squashing all state after special instruction
Ali Saidi
2010-12-07
O3: Make all instructions that write a misc. register not perform the write u...
Giacomo Gabrielli
2010-11-08
ARM/Alpha/Cpu: Change prefetchs to be more like normal loads.
Ali Saidi
2010-10-31
ISA,CPU,etc: Create an ISA defined PC type that abstracts out ISA behaviors.
Gabe Black
2010-09-13
Faults: Pass the StaticInst involved, if any, to a Fault's invoke method.
Gabe Black
2010-08-23
CPU: Make Exec trace to print predication result (if false) for memory instru...
Min Kyu Jeong
2010-08-23
ARM/O3: store the result of the predicate evaluation in DynInst or Threadstate.
Min Kyu Jeong
2010-08-23
CPU: Set a default value when readBytes faults.
Ali Saidi
2010-08-13
CPU: Add readBytes and writeBytes functions to the exec contexts.
Gabe Black
2010-02-20
BaseDynInst: Preserve the faults returned from read and write.
Timothy M. Jones
2010-02-12
O3PCU: Split loads and stores that cross cache line boundaries.
Timothy M. Jones
2010-02-12
BaseDynInst: Make the TLB translation timing instead of atomic.
Timothy M. Jones
2009-09-23
arch: nuke arch/isa_specific.hh and move stuff to generated config/the_isa.hh
Nathan Binkert
2009-08-01
Fix setting of INST_FETCH flag for O3 CPU.
Steve Reinhardt
2009-05-26
types: add a type for thread IDs and try to use it everywhere
Nathan Binkert
2009-04-08
tlb: More fixing of unified TLB
Nathan Binkert
2009-02-25
ISA: Replace the translate functions in the TLBs with translateAtomic.
Gabe Black
2009-02-25
CPU: Get rid of translate... functions from various interface classes.
Gabe Black
2008-11-10
O3CPU: Make the instcount debugging stuff per-cpu.
Clint Smullen
2008-11-02
Add in Context IDs to the simulator. From now on, cpuId is almost never used,
Lisa Hsu
2008-11-02
make BaseCPU the provider of _cpuId, and cpuId() instead of being scattered
Lisa Hsu
2008-09-10
style: Remove non-leading tabs everywhere they shouldn't be. Developers shoul...
Ali Saidi
2008-02-26
TLB: Make a TLB base class and put a virtual demapPage function in it.
Gabe Black
2007-10-22
CPU: Add functions to the "ExecContext"s that translate a given address.
Gabe Black
2007-08-26
O3 CPU: Remove alignment check from dynamic instruction read/write functions.
Gabe Black
2007-07-31
Add a flag to indicate an instruction triggers a syscall in SE mode.
Gabe Black
2007-06-20
Fix compiler errors.
Gabe Black
2007-04-14
Add support for microcode and pull out the special branch delay slot handling...
Gabe Black
2007-04-13
Remove most of the special handling for delay slots since they have to be squ...
Gabe Black
2007-04-08
Get the "hard" SPARC instructions working in o3. I don't like that the IsStor...
Gabe Black
2007-03-23
Two fixes:
Kevin Lim
2006-12-28
Implement a stub nnpc for alpha that is read only as npc+4.
Gabe Black
2006-12-16
Accidently "cleaned" away the NPC parameter to the constructor.
Gabe Black
[next]