summaryrefslogtreecommitdiff
path: root/src/cpu/checker/cpu.cc
AgeCommit message (Expand)Author
2015-07-07sim: Refactor the serialization base classAndreas Sandberg
2015-02-11sim: Move the BaseTLB to src/arch/generic/Andreas Sandberg
2015-01-22mem: Clean up Request initialisationAndreas Hansson
2014-10-29cpu: Add support to checker for CACHE_BLOCK_ZERO commands.Ali Saidi
2014-09-27scons: Address issues related to gcc 4.9.1Andreas Hansson
2014-09-12style: Fix line continuation, especially in debug messagesAndrew Bardsley
2014-05-13mem: Refactor assignment of Packet typesCurtis Dunham
2014-01-24checker: CheckerCPU handling of MiscRegs was incorrectGeoffrey Blake
2013-07-18mem: Set the cache line size on a system levelAndreas Hansson
2013-03-26cpu: Remove CpuPort and use MasterPort in the CPU classesAndreas Hansson
2013-01-07arch: Make the ISA class inherit from SimObjectAndreas Sandberg
2012-08-28Checker: Fix checker CPU portsAndreas Hansson
2012-05-10gem5: fix a number of use after free issuesAli Saidi
2012-04-14MEM: Remove the Broadcast destination from the packetAndreas Hansson
2012-03-09CheckerCPU: Make CheckerCPU runtime selectable instead of compile selectableGeoffrey Blake
2012-03-02CPU: Check that the interrupt controller is created when neededAndreas Hansson
2012-02-12mem: Add a master ID to each request object.Ali Saidi
2012-02-07Checker: Access workload element 0 only if there is an element 0.Gabe Black
2012-01-31Merge with head, hopefully the last time for this batch.Gabe Black
2012-01-31CheckerCPU: Re-factor CheckerCPU to be compatible with current gem5Geoffrey Blake
2011-11-18SE/FS: Get rid of FULL_SYSTEM in the CPU directory.Gabe Black
2011-04-15includes: sort all includesNathan Binkert
2011-01-07Replace curTick global variable with accessor functions.Steve Reinhardt
2010-11-08ARM/Alpha/Cpu: Change prefetchs to be more like normal loads.Ali Saidi
2009-11-10Mem: Eliminate the NO_FAULT request flag.Gabe Black
2009-07-08Get rid of the unused get(Data|Inst)Asid and (inst|data)Asid functions.Gabe Black
2009-04-19Mem: Change isLlsc to isLLSC.Gabe Black
2009-04-19Memory: Rename LOCKED for load locked store conditional to LLSC.Gabe Black
2009-04-15ThreadState: initialize status to Halted in constructor.Steve Reinhardt
2009-02-25ISA: Replace the translate functions in the TLBs with translateAtomic.Gabe Black
2009-02-25CPU: Get rid of translate... functions from various interface classes.Gabe Black
2007-02-12some forgotten commitsAli Saidi
2006-11-07Put kernel_stats back into arch.Gabe Black
2006-10-31Remove mem parameter. Now the translating port asks the CPU's dcache's peer ...Kevin Lim
2006-10-20Use PacketPtr everywhereNathan Binkert
2006-10-19refactor code for the packet, get rid of packet_impl.hhNathan Binkert
2006-10-08Replace tests of LOCKED/UNCACHEABLE flags with isLocked()/isUncacheable().Steve Reinhardt
2006-06-22Split Checker up properly into templated and non-templated definitions.Kevin Lim
2006-06-17Split off instantiation into separate CC files for each of the models. This ...Kevin Lim
2006-06-16Miscellaneous minor fixes.Kevin Lim
2006-06-16Checker updates.Kevin Lim
2006-06-13Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-06-13Compile fix.Kevin Lim
2006-06-12Fixes for checker. The RC/RS instructions check the interrupt flag, which is...Kevin Lim
2006-06-08Get O3 CPU mostly working in full system, and fix an FP bug that showed up.Kevin Lim
2006-06-07Update copyright.Kevin Lim
2006-06-07Reorganization/renaming of CPUExecContext. Now it is called SimpleThread in ...Kevin Lim
2006-06-06Change ExecContext to ThreadContext. This is being renamed to differentiate ...Kevin Lim
2006-06-06Fix checker to work in newmem in SE mode.Kevin Lim
2006-06-02Fixes to get compiling to work. This is mainly fixing up some includes; chan...Kevin Lim
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-15 20:36:09 +0000