index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
checker
/
thread_context.hh
Age
Commit message (
Expand
)
Author
2014-05-09
cpu, arm: Allow the specification of a socket field
Akash Bagdia
2014-03-07
cpu: Make CPU and ThreadContext getters const
Andreas Hansson
2014-01-24
arch, cpu: Add support for flattening misc register indexes.
Ali Saidi
2013-10-15
cpu: add a condition-code register class
Yasuko Eckert
2013-01-07
cpu: Implement a flat register interface in thread contexts
Andreas Sandberg
2012-08-28
Clock: Add a Cycles wrapper class and use where applicable
Andreas Hansson
2012-05-25
Decode: Make the Decoder class defined per ISA.
Gabe Black
2012-04-06
MEM: Enable multiple distributed generalized memories
Andreas Hansson
2012-03-09
CheckerCPU: Make CheckerCPU runtime selectable instead of compile selectable
Geoffrey Blake
2012-02-24
MEM: Make port proxies use references rather than pointers
Andreas Hansson
2012-01-31
Merge with head, hopefully the last time for this batch.
Gabe Black
2012-01-31
CheckerCPU: Re-factor CheckerCPU to be compatible with current gem5
Geoffrey Blake
2012-01-28
Merge with the main repo.
Gabe Black
2012-01-17
MEM: Add port proxies instead of non-structural ports
Andreas Hansson
2011-11-18
SE/FS: Get rid of FULL_SYSTEM in the CPU directory.
Gabe Black
2011-10-30
SE/FS: Make getProcessPtr available in both modes, and get rid of FULL_SYSTEMs.
Gabe Black
2011-10-16
SE/FS: Include getMemPort in FS.
Gabe Black
2011-10-16
SE/FS: Build/expose vport in SE mode.
Gabe Black
2011-10-16
CPU: Make physPort and getPhysPort available in SE mode.
Gabe Black
2010-09-13
CPU: Get rid of the now unnecessary getInst/setInst family of functions.
Gabe Black
2009-09-23
arch: nuke arch/isa_specific.hh and move stuff to generated config/the_isa.hh
Nathan Binkert
2009-07-08
Registers: Get rid of the float register width parameter.
Gabe Black
2009-04-15
Get rid of the Unallocated thread context state.
Steve Reinhardt
2009-04-08
tlb: Don't separate the TLB classes into an instruction TLB and a data TLB
Gabe Black
2009-02-27
Processes: Make getting and setting system call arguments part of a process o...
Gabe Black
2008-11-04
get rid of all instances of readTid() and getThreadNum(). Unify and eliminate
Lisa Hsu
2008-11-02
make BaseCPU the provider of _cpuId, and cpuId() instead of being scattered
Lisa Hsu
2008-10-12
Get rid of old RegContext code.
Gabe Black
2008-07-01
Remove delVirtPort() and make getVirtPort() only return cached version.
Ali Saidi
2007-08-26
Address Translation: Make SE mode use an actual TLB/MMU for translation like FS.
Gabe Black
2007-03-07
*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg
Ali Saidi
2006-11-07
Moved the switched version of kernel_stats.hh back to kern, and moved the bas...
Gabe Black
2006-11-03
Got rid of "inPalMode". Some places are still effectively checking if they ar...
Gabe Black
2006-11-01
Adjustments for the AlphaTLB changing to AlphaISA::TLB and changing register ...
Gabe Black
2006-10-09
Fix checker bug.
Kevin Lim
2006-08-11
Pushed most of constants.hh back into isa_traits.hh and regfile.hh and create...
Gabe Black
2006-07-10
Minor fixes.
Kevin Lim
2006-06-08
Get O3 CPU mostly working in full system, and fix an FP bug that showed up.
Kevin Lim
2006-06-07
Update copyright.
Kevin Lim
2006-06-07
Reorganization/renaming of CPUExecContext. Now it is called SimpleThread in ...
Kevin Lim
2006-06-07
Move checker's exec_context.hh to match the other changes. Also add in some ...
Kevin Lim