index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
inorder
/
first_stage.cc
Age
Commit message (
Expand
)
Author
2011-04-15
trace: reimplement the DTRACE function so it doesn't use a vector
Nathan Binkert
2011-04-15
includes: sort all includes
Nathan Binkert
2011-02-12
inorder: utilize cached skeds in pipeline
Korey Sewell
2011-02-04
inorder: pipe. stage inst. buffering
Korey Sewell
2011-02-04
inorder: activity tracking bug
Korey Sewell
2010-10-31
ISA,CPU,etc: Create an ISA defined PC type that abstracts out ISA behaviors.
Gabe Black
2010-01-31
inorder: add activity stats
Korey Sewell
2010-01-31
inorder: pipeline stage stats
Korey Sewell
2010-01-31
inorder: enforce stage bandwidth
Korey Sewell
2010-01-31
inorder: fetch thread bug
Korey Sewell
2010-01-31
inorder: squash on memory stall
Korey Sewell
2009-05-26
types: add a type for thread IDs and try to use it everywhere
Nathan Binkert
2009-05-12
inorder-fetch: update model to use predecoder
Korey Sewell
2009-03-04
InOrderCPU: Clean up Constructors to initialize variables correctly (i.e. in ...
Korey Sewell
2009-03-04
make handling of interstage buffers (i.e. StageQueues) more consistent: (1)nu...
Korey Sewell
2009-02-10
InOrder: Import new inorder CPU model from MIPS.
Korey Sewell