index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
kvm
/
x86_cpu.cc
Age
Commit message (
Expand
)
Author
2016-04-06
Revert power patch sets with unexpected interactions
Andreas Sandberg
2016-04-05
mem: Remove threadId from memory request class
Mitch Hayenga
2015-11-27
kvm: Shutdown KVM and disconnect performance counters on fork
Andreas Sandberg
2016-02-06
style: fix missing spaces in control statements
Steve Reinhardt
2015-09-30
isa,cpu: Add support for FS SMT Interrupts
Mitch Hayenga
2015-07-07
sim: Refactor the serialization base class
Andreas Sandberg
2015-01-22
mem: Clean up Request initialisation
Andreas Hansson
2014-04-09
kvm, x86: Add initial support for multicore simulation
Andreas Sandberg
2014-03-16
kvm: x86: Adjust PC to remove the CS segment base address
Andreas Sandberg
2014-03-16
kvm: x86: Add support for x86 INIT and STARTUP handling
Andreas Sandberg
2014-03-03
kvm: x86: Always assume segments to be usable
Andreas Sandberg
2013-09-30
kvm: FPU synchronization support on x86
Andreas Sandberg
2013-09-30
kvm: x86: Fix segment registers to make them VMX compatible
Andreas Sandberg
2013-09-25
kvm: Add x86 segment register verification to help debugging
Andreas Sandberg
2013-09-25
kvm: Initial x86 support
Andreas Sandberg