index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
minor
/
cpu.cc
Age
Commit message (
Expand
)
Author
2017-11-20
pwr: Adds logic to enter power gating for the cpu model
Anouk Van Laer
2016-11-09
style: [patch 1/22] use /r/3648/ to reorganize includes
Brandon Potter
2016-07-21
cpu: Add SMT support to MinorCPU
Mitch Hayenga
2016-06-06
pwr: Low-power idle power state for idle CPUs
David Guillen Fandos
2016-05-27
cpu: fix lastStopped unserialisation
Ilias Vougioukas
2016-04-06
Revert power patch sets with unexpected interactions
Andreas Sandberg
2014-12-09
power: Low-power idle power state for idle CPUs
Akash Bagdia
2015-09-30
cpu,isa,mem: Add per-thread wakeup logic
Mitch Hayenga
2015-07-31
cpu: Fix Minor drain issues when switched out
Andreas Sandberg
2015-07-30
cpu: Only activate thread 0 in Minor if the CPU is active
Andreas Sandberg
2015-07-30
cpu: Fix drain issues in the Minor CPU
Andreas Sandberg
2015-07-07
sim: Refactor and simplify the drain API
Andreas Sandberg
2015-07-07
sim: Make the drain state a global typed enum
Andreas Sandberg
2015-07-07
sim: Refactor the serialization base class
Andreas Sandberg
2014-09-20
alpha,arm,mips,power,x86,cpu,sim: Cleanup activate/deactivate
Mitch Hayenga
2014-07-23
cpu: `Minor' in-order CPU model
Andrew Bardsley