gem5 - gem5

Age	Commit message (Expand)	Author
2016-08-15	cpu, arch: fix the type used for the request flags	Nikos Nikoleris
2016-07-21	cpu: Add SMT support to MinorCPU	Mitch Hayenga
2016-04-07	mem: Remove threadId from memory request class	Mitch Hayenga
2016-04-06	Revert power patch sets with unexpected interactions	Andreas Sandberg
2016-04-05	mem: Remove threadId from memory request class	Mitch Hayenga
2015-07-19	cpu: Fix LLSC atomic CPU wakeup	Krishnendra Nathella
2015-09-30	cpu: Add per-thread monitors	Mitch Hayenga
2015-08-21	mem: Reflect that packet address and size are always valid	Andreas Hansson
2015-05-05	mem, cpu: Add a separate flag for strictly ordered memory	Andreas Sandberg
2015-02-11	mem: restructure Packet cmd initialization a bit more	Steve Reinhardt
2015-03-02	mem: Split port retry for all different packet classes	Andreas Hansson
2015-01-25	sim: Clean up InstRecord	Ali Saidi
2015-01-20	cpu: Fix retry bug in MinorCPU LSQ	Andreas Hansson
2015-01-03	minor: fixed LSQ MasterPortID	Andrew Lukefahr
2014-12-02	cpu: Fix retries on barrier/store in Minor's store buffer	Andrew Bardsley
2014-12-02	mem: Assume all dynamic packet data is array allocated	Andreas Hansson
2014-12-02	mem: Add const getters for write packet data	Andreas Hansson
2014-10-29	cpu: Fix barrier push to store buffer when full bug in Minor	Andrew Bardsley
2014-09-19	arch: Pass faults by const reference where possible	Andreas Hansson
2014-09-12	cpu: Fix memory access in Minor not setting parent Request flags	Andrew Bardsley
2014-07-23	cpu: `Minor' in-order CPU model	Andrew Bardsley