index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
minor
/
lsq.hh
Age
Commit message (
Expand
)
Author
2019-07-27
cpu: Add first-/non-faulting load support to Minor and O3
Gabor Dozsa
2019-05-11
cpu,mem: Add support for partial loads/stores and wide mem. accesses
Giacomo Gabrielli
2019-02-08
cpu: support atomic memory request type with AtomicOpFunctor
Tuan Ta
2018-06-11
misc: Using smart pointers for memory Requests
Giacomo Travaglini
2018-06-11
misc: Substitute pointer to Request with aliased RequestPtr
Giacomo Travaglini
2017-07-12
cpu: Refactor some Event subclasses to lambdas
Sean Wilson
2016-08-15
cpu, arch: fix the type used for the request flags
Nikos Nikoleris
2016-07-21
cpu: Add SMT support to MinorCPU
Mitch Hayenga
2016-02-15
misc: Add missing overrides to appease clang
Andreas Hansson
2016-02-10
mem: Deduce if cache should forward snoops
Andreas Hansson
2015-03-02
mem: Split port retry for all different packet classes
Andreas Hansson
2014-12-02
cpu: Fix retries on barrier/store in Minor's store buffer
Andrew Bardsley
2014-09-19
arch: Pass faults by const reference where possible
Andreas Hansson
2014-09-12
cpu: Fix memory access in Minor not setting parent Request flags
Andrew Bardsley
2014-07-23
cpu: `Minor' in-order CPU model
Andrew Bardsley