index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
minor
Age
Commit message (
Expand
)
Author
2014-12-02
cpu: Fix retries on barrier/store in Minor's store buffer
Andrew Bardsley
2014-12-02
cpu: Fix memoryIssueLimit checking in Minor
Andrew Bardsley
2014-12-02
mem: Assume all dynamic packet data is array allocated
Andreas Hansson
2014-12-02
mem: Add const getters for write packet data
Andreas Hansson
2014-11-14
arm: Fixes based on UBSan and static analysis
Andreas Hansson
2014-11-06
x86 isa: This patch attempts an implementation at mwait.
Marc Orr
2014-11-06
cpu: Minor Draining Bug
Andrew Lukefahr
2014-10-29
cpu: Fix barrier push to store buffer when full bug in Minor
Andrew Bardsley
2014-10-16
cpu: Probe points for basic PMU stats
Andreas Sandberg
2014-09-27
arch: Use const StaticInstPtr references where possible
Andreas Hansson
2014-09-20
alpha,arm,mips,power,x86,cpu,sim: Cleanup activate/deactivate
Mitch Hayenga
2014-09-19
arch: Pass faults by const reference where possible
Andreas Hansson
2014-09-12
cpu: Fix memory access in Minor not setting parent Request flags
Andrew Bardsley
2014-09-12
minor: Fix typo in DPRINTF for Minor branch prediction
Andreas Hansson
2014-09-03
arch, cpu: Factor out the ExecContext into a proper base class
Andreas Sandberg
2014-07-23
cpu: `Minor' in-order CPU model
Andrew Bardsley