index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
minor
Age
Commit message (
Expand
)
Author
2016-08-15
cpu, arch: fix the type used for the request flags
Nikos Nikoleris
2016-07-21
cpu: Fix Minor SMT WFI/drain interaction issues
Mitch Hayenga
2016-07-21
cpu: Add SMT support to MinorCPU
Mitch Hayenga
2016-06-06
pwr: Low-power idle power state for idle CPUs
David Guillen Fandos
2016-05-27
cpu: fix lastStopped unserialisation
Ilias Vougioukas
2016-04-07
mem: Remove threadId from memory request class
Mitch Hayenga
2016-04-06
Revert power patch sets with unexpected interactions
Andreas Sandberg
2016-04-05
mem: Remove threadId from memory request class
Mitch Hayenga
2014-12-09
power: Low-power idle power state for idle CPUs
Akash Bagdia
2016-04-05
cpu: Add instruction opclass histogram to minor
Mitch Hayenga
2015-07-19
cpu: Fix LLSC atomic CPU wakeup
Krishnendra Nathella
2016-02-15
misc: Add missing overrides to appease clang
Andreas Hansson
2016-02-10
mem: Deduce if cache should forward snoops
Andreas Hansson
2016-02-06
style: fix missing spaces in control statements
Steve Reinhardt
2016-01-17
cpu. arch: add initiateMemRead() to ExecContext interface
Steve Reinhardt
2015-10-12
misc: Add explicit overrides and fix other clang >= 3.5 issues
Andreas Hansson
2015-10-12
misc: Remove redundant compiler-specific defines
Andreas Hansson
2015-09-30
cpu,isa,mem: Add per-thread wakeup logic
Mitch Hayenga
2015-09-30
isa,cpu: Add support for FS SMT Interrupts
Mitch Hayenga
2015-09-30
cpu: Add per-thread monitors
Mitch Hayenga
2015-08-21
mem: Reflect that packet address and size are always valid
Andreas Hansson
2015-08-07
base: Declare a type for context IDs
Andreas Sandberg
2015-07-31
cpu: Update debug message from Fetch1 isDrained() in Minor
Andreas Sandberg
2015-07-31
cpu: Fix Minor drain issues when switched out
Andreas Sandberg
2015-07-30
cpu: Only activate thread 0 in Minor if the CPU is active
Andreas Sandberg
2015-07-30
cpu: Fix drain issues in the Minor CPU
Andreas Sandberg
2015-07-28
revert 5af8f40d8f2c
Nilay Vaish
2015-07-26
cpu: implements vector registers
Nilay Vaish
2015-07-07
sim: Refactor and simplify the drain API
Andreas Sandberg
2015-07-07
sim: Make the drain state a global typed enum
Andreas Sandberg
2015-07-07
sim: Refactor the serialization base class
Andreas Sandberg
2015-05-26
cpu: Fix a bug in counting issued instructions in MinorCPU
Andrew Bardsley
2015-05-05
mem, cpu: Add a separate flag for strictly ordered memory
Andreas Sandberg
2015-05-05
cpu: Work around gcc 4.9 issues with Num_OpClasses
Andreas Hansson
2015-04-13
cpu: re-organizes the branch predictor structure.
Dibakar Gope
2015-04-03
cpu: fix system total instructions accounting
Nikos Nikoleris
2015-02-11
mem: restructure Packet cmd initialization a bit more
Steve Reinhardt
2015-03-02
mem: Split port retry for all different packet classes
Andreas Hansson
2015-02-16
arch: Make readMiscRegNoEffect const throughout
Andreas Hansson
2015-01-25
sim: Clean up InstRecord
Ali Saidi
2015-01-20
cpu: Fix retry bug in MinorCPU LSQ
Andreas Hansson
2015-01-03
minor: fixed LSQ MasterPortID
Andrew Lukefahr
2014-12-02
cpu: Fix retries on barrier/store in Minor's store buffer
Andrew Bardsley
2014-12-02
cpu: Fix memoryIssueLimit checking in Minor
Andrew Bardsley
2014-12-02
mem: Assume all dynamic packet data is array allocated
Andreas Hansson
2014-12-02
mem: Add const getters for write packet data
Andreas Hansson
2014-11-14
arm: Fixes based on UBSan and static analysis
Andreas Hansson
2014-11-06
x86 isa: This patch attempts an implementation at mwait.
Marc Orr
2014-11-06
cpu: Minor Draining Bug
Andrew Lukefahr
2014-10-29
cpu: Fix barrier push to store buffer when full bug in Minor
Andrew Bardsley
[next]