| Age | Commit message (Expand) | Author |
|---|---|---|
| 2009-07-27 | ARM: Make native trace print out what instruction caused an error. | Gabe Black |
| 2009-07-19 | CPU: Separate out native trace into ISA (in)dependent code and SimObjects. | Gabe Black |
| 2009-07-08 | Registers: Add a registers.hh file as an ISA switched header. | Gabe Black |
| 2008-08-03 | sockets: Add a function to disable all listening sockets. | Nathan Binkert |
| 2007-09-04 | X86/StateTrace: Make m5 and statetrace track mmx and xmm registers, and actua... | Gabe Black |
| 2007-08-31 | X86: Get x86 to compile again after the simobject constructor change. | Gabe Black |
| 2007-08-01 | X86: Reorganize the native tracing code. | Gabe Black |
| 2007-07-29 | X86: Fix register ordering. | Gabe Black |
| 2007-07-28 | Turn the instruction tracing code into pluggable sim objects. | Gabe Black |
 |
index : gem5 | |
| gem5 |
| summaryrefslogtreecommitdiff |