summaryrefslogtreecommitdiff
path: root/src/cpu/o3/FUPool.py
AgeCommit message (Expand)Author
2012-11-02sim: Include object header files in SWIG interfacesAndreas Sandberg
2010-11-15CPU/ARM: Add SIMD op classes to CPU models and ARM ISA.Giacomo Gabrielli
2007-05-27Move SimObject python files alongside the C++ and fixNathan Binkert