summaryrefslogtreecommitdiff
path: root/src/cpu/o3/O3CPU.py
AgeCommit message (Expand)Author
2012-01-28O3 CPU LSQ: Implement TSONilay Vaish
2012-01-17CPU: Moving towards a more general port across CPU modelsAndreas Hansson
2011-12-01O3: Remove hardcoded tgts_per_mshr in O3CPU.py.Chander Sudanthi
2011-08-19LSQ: Set store predictor to periodically clear itself as recommended in the s...Ali Saidi
2011-04-04O3: Tighten memory order violation checking to 16 bytes.Ali Saidi
2011-02-03Config: Keep track of uncached and cached ports separately.Gabe Black
2011-02-01X86: Add L1 caches for the TLB walkers.Gabe Black
2009-09-22python: Move more code into m5.util allow SCons to use that code.Nathan Binkert
2008-08-11params: Convert the CPU objects to use the auto generated param structs.Nathan Binkert
2007-11-12X86: Implement a page table walker.Gabe Black
2007-08-26Address Translation: Make SE mode use an actual TLB/MMU for translation like FS.Gabe Black
2007-06-20Make sure all parameters have default values if they'reNathan Binkert
2007-05-27Move SimObject python files alongside the C++ and fixNathan Binkert