index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
o3
/
cpu.cc
Age
Commit message (
Expand
)
Author
2009-02-27
Processes: Make getting and setting system call arguments part of a process o...
Gabe Black
2009-01-24
cpu: provide a wakeup mechanism that can be used to pull CPUs out of sleep.
Nathan Binkert
2009-01-21
o3cpu: give a name to the activity recorder for better tracing
Nathan Binkert
2008-11-10
O3CPU: Make the instcount debugging stuff per-cpu.
Clint Smullen
2008-11-02
Add in Context IDs to the simulator. From now on, cpuId is almost never used,
Lisa Hsu
2008-11-02
make BaseCPU the provider of _cpuId, and cpuId() instead of being scattered
Lisa Hsu
2008-10-23
s/cpu_id/cpuId in o3 (to be consistent and match style), also fix some typos in
Lisa Hsu
2008-10-21
style: Use the correct m5 style for things relating to interrupts.
Nathan Binkert
2008-10-20
O3CPU: Undo Gabe's changes to remove hwrei and simpalcheck from O3 CPU. Remo...
Ali Saidi
2008-10-12
Turn Interrupts objects into SimObjects. Also, move local APIC state into x86...
Gabe Black
2008-10-11
CPU: Eliminate the simPalCheck funciton.
Gabe Black
2008-10-11
CPU: Eliminate the hwrei function.
Gabe Black
2008-10-09
eventq: convert all usage of events to use the new API.
Nathan Binkert
2008-10-09
O3: Generalize the O3 CPU object so it isn't split out by ISA.
Gabe Black
2008-09-27
gcc: Add extra parens to quell warnings.
Nathan Binkert
2008-08-11
params: Convert the CPU objects to use the auto generated param structs.
Nathan Binkert
2008-07-01
Make the cached virtPort have a thread context so it can do everything that a...
Ali Saidi
2008-02-27
Add comments in code to describe bug conditions.
Korey Sewell
2008-02-27
Fix Load/Store Queue squashing after a SMT thread is removed but ensuring
Korey Sewell
2008-02-27
Fix offset in removeThread() function so that float registers start freeing up
Korey Sewell
2008-02-06
Make the Event::description() a const function
Stephen Hines
2008-01-02
Add functional PrintReq command for memory-system debugging.
Steve Reinhardt
2007-09-28
Rename cycles() function to ticks()
Ali Saidi
2007-09-28
Update statistics to use cycles properly instead of ticks
Ali Saidi
2007-08-26
Address Translation: Make SE mode use an actual TLB/MMU for translation like FS.
Gabe Black
2007-07-26
Merge python and x86 changes with cache branch
Nathan Binkert
2007-07-23
Major changes to how SimObjects are created and initialized. Almost all
Nathan Binkert
2007-06-30
Event descriptions should not end in "event"
Steve Reinhardt
2007-06-21
Merge zizzer.eecs.umich.edu:/bk/newmem
Gabe Black
2007-06-20
Don't do checker stuff if the checker is not defined
Nathan Binkert
2007-04-23
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmem
Gabe Black
2007-04-22
Use proper cycles for IPC and CPI equations.
Kevin Lim
2007-04-14
Add support for microcode and pull out the special branch delay slot handling...
Gabe Black
2007-04-13
Remove most of the special handling for delay slots since they have to be squ...
Gabe Black
2007-04-04
Pass ISA-specific O3 CPU as a constructor parameter instead of using setCPU f...
Kevin Lim
2007-03-23
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2007-03-23
A couple of minor fixes.
Kevin Lim
2007-03-09
Two fixes:
Kevin Lim
2007-03-06
Move all of the parameters of the Root SimObject so they are
Nathan Binkert
2007-01-03
Merge zizzer:/bk/newmem
Gabe Black
2006-12-28
Implement a stub nnpc for alpha that is read only as npc+4.
Gabe Black
2006-12-20
<scold> Make sure that variables are always initalized! </scold>
Nathan Binkert
2006-12-16
Made branch delay slots get squashed, and passed back an NPC and NNPC to star...
Gabe Black
2006-12-06
Got rid of some typedefs, moved the tlbs to the base o3 cpu, and called the a...
Gabe Black
2006-11-29
Change the connecting of the physPort and virtPort to the memory object below...
Kevin Lim
2006-11-19
Update Virtual and Physical ports.
Kevin Lim
2006-11-09
Draining fixes.
Kevin Lim
2006-10-31
Remove mem parameter. Now the translating port asks the CPU's dcache's peer ...
Kevin Lim
2006-10-18
only do this assert after you know you're not switched out or idle.
Lisa Hsu
2006-10-09
Comment out code that messed up SMT (but will be needed eventually).
Kevin Lim
[next]