index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
o3
/
fetch.hh
Age
Commit message (
Expand
)
Author
2008-08-11
params: Convert the CPU objects to use the auto generated param structs.
Nathan Binkert
2008-06-28
Backed out changeset 94a7bb476fca: caused memory leak.
Steve Reinhardt
2008-06-21
Generate more useful error messages for unconnected ports.
Steve Reinhardt
2007-06-19
Merge zizzer.eecs.umich.edu:/bk/newmem
Gabe Black
2007-05-21
Change getDeviceAddressRanges to use bool for snoop arg.
Steve Reinhardt
2007-04-14
Add support for microcode and pull out the special branch delay slot handling...
Gabe Black
2007-04-13
Remove most of the special handling for delay slots since they have to be squ...
Gabe Black
2007-04-04
Pass ISA-specific O3 CPU as a constructor parameter instead of using setCPU f...
Kevin Lim
2007-03-29
Update code so that the O3 CPU can handle not initially having anything hooke...
Kevin Lim
2007-03-15
Make the predecoder an object with it's own switched header file. Start addin...
Gabe Black
2006-12-28
Phased out DelaySlotInfo.
Gabe Black
2006-12-16
Merge zizzer:/bk/newmem
Gabe Black
2006-12-16
Made branch delay slots get squashed, and passed back an NPC and NNPC to star...
Gabe Black
2006-12-15
little fixes i noticed while searching for reason for address range issues (b...
Lisa Hsu
2006-11-13
Make CPU models signal to update the snoop ranges
Ron Dreslinski
2006-10-31
Remove mem parameter. Now the translating port asks the CPU's dcache's peer ...
Kevin Lim
2006-10-19
refactor code for the packet, get rid of packet_impl.hh
Nathan Binkert
2006-10-09
Have cpus send snoop ranges
Ron Dreslinski
2006-07-23
This changeset gets the MIPS ISA pretty much working in the O3CPU. It builds,...
Korey Sewell
2006-07-13
Fix for bug when squashing and the fetching. Now fetch checks if the cache d...
Kevin Lim
2006-07-12
Track the PC of the cache data stored in fetch so it doesn't access memory mu...
Kevin Lim
2006-07-07
Support Ron's changes for hooking up ports.
Kevin Lim
2006-07-06
Fix the O3CPU to support the multi-pass method for checking if the system has...
Kevin Lim
2006-07-06
Support for draining, and the new method of switching out. Now switching out...
Kevin Lim
2006-07-05
Remove sampler and serializer. Now they are handled through C++ interacting ...
Kevin Lim
2006-06-27
Make full CPU handle SE faults
Ali Saidi
2006-06-16
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-06-16
Two updates that got combined into one ChangeSet accidentally. They're both ...
Kevin Lim
2006-06-15
Initial changes to allowed DetailedCPU to work with other architectures (i.e....
Korey Sewell
2006-06-13
Minor updates for stats.
Kevin Lim
2006-06-09
Removing of old code and adding in new comments.
Kevin Lim
2006-06-09
Allow for fetch to retry access if the sendTiming call fails.
Kevin Lim
2006-06-05
Fixes to get new CPU model working for simple test case. The CPU does not ye...
Kevin Lim
2006-06-04
Merge ktlim@zamp:/z/ktlim2/clean/m5-o3
Kevin Lim
2006-06-02
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-06-02
Fixes to get compiling to work. This is mainly fixing up some includes; chan...
Kevin Lim
2006-05-31
Updated Authors from bk prs info
Ali Saidi
2006-05-30
Merge ktlim@zizzer:/bk/m5
Kevin Lim
2006-05-22
New directory structure:
Steve Reinhardt