summaryrefslogtreecommitdiff
path: root/src/cpu/o3/fetch.hh
AgeCommit message (Expand)Author
2014-01-24base: add support for probe points and common probesMatt Horsnell
2013-11-15cpu: allow the fetch buffer to be smaller than a cache lineAnthony Gutierrez
2013-07-18mem: Set the cache line size on a system levelAndreas Hansson
2013-01-24branch predictor: move out of o3 and inorder cpusNilay Vaish ext:(%2C%20Timothy%20Jones%20%3Ctimothy.jones%40cl.cam.ac.uk%3E)
2013-01-07cpu: Rewrite O3 draining to avoid stopping in microcodeAndreas Sandberg
2013-01-07cpu: Initialize the O3 pipeline from startup()Andreas Sandberg
2012-09-07Param: Transition to Cycles for relevant parametersAndreas Hansson
2012-05-26CPU: Merge the predecoder and decoder.Gabe Black
2012-05-25Decode: Make the Decoder class defined per ISA.Gabe Black
2012-01-31clang: Enable compiling gem5 using clang 2.9 and 3.0Koan-Sin Tan
2012-01-17CPU: Moving towards a more general port across CPU modelsAndreas Hansson
2011-09-09Decode: Pull instruction decoding out of the StaticInst class into its own.Gabe Black
2011-08-14O3: When squashing, restore the macroop that should be used for fetching.Gabe Black
2011-07-10O3: Fix up pipelining icache accesses in fetch stage to function properlyGeoffrey Blake
2011-07-10O3: Make sure fetch doesn't go off into the weeds during speculation.Ali Saidi
2011-05-23O3: Fix issue with interrupts/faults occuring in the middle of a macro-opGeoffrey Blake
2011-04-15includes: sort all includesNathan Binkert
2011-03-17O3: Send instruction back to fetch on squash to seed predecoder correctly.Ali Saidi
2011-02-23O3: Fix bug when a squash occurs right before TLB miss returns.Ali Saidi
2011-02-11O3: Enhance data address translation by supporting hardware page table walkers.Giacomo Gabrielli
2011-01-18O3: Support timing translations for O3 CPU fetch.Ali Saidi
2011-01-18O3: Fixes fetch deadlock when the interrupt clears before CPU handles it.Min Kyu Jeong
2011-01-03Move sched_list.hh and timebuf.hh from src/base to src/cpu.Steve Reinhardt
2010-11-15O3: Make O3 support variably lengthed instructions.Gabe Black
2010-10-31ISA,CPU,etc: Create an ISA defined PC type that abstracts out ISA behaviors.Gabe Black
2010-08-23ISA: Get rid of old, unused utility functions cluttering up the ISAs.Gabe Black
2009-09-23arch: nuke arch/isa_specific.hh and move stuff to generated config/the_isa.hhNathan Binkert
2009-05-26types: add a type for thread IDs and try to use it everywhereNathan Binkert
2009-03-05stats: Fix all stats usages to deal with template fixesNathan Binkert
2008-10-09eventq: convert all usage of events to use the new API.Nathan Binkert
2008-08-11params: Convert the CPU objects to use the auto generated param structs.Nathan Binkert
2008-06-28Backed out changeset 94a7bb476fca: caused memory leak.Steve Reinhardt
2008-06-21Generate more useful error messages for unconnected ports.Steve Reinhardt
2007-06-19Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2007-05-21Change getDeviceAddressRanges to use bool for snoop arg.Steve Reinhardt
2007-04-14Add support for microcode and pull out the special branch delay slot handling...Gabe Black
2007-04-13Remove most of the special handling for delay slots since they have to be squ...Gabe Black
2007-04-04Pass ISA-specific O3 CPU as a constructor parameter instead of using setCPU f...Kevin Lim
2007-03-29Update code so that the O3 CPU can handle not initially having anything hooke...Kevin Lim
2007-03-15Make the predecoder an object with it's own switched header file. Start addin...Gabe Black
2006-12-28Phased out DelaySlotInfo.Gabe Black
2006-12-16Merge zizzer:/bk/newmemGabe Black
2006-12-16Made branch delay slots get squashed, and passed back an NPC and NNPC to star...Gabe Black
2006-12-15little fixes i noticed while searching for reason for address range issues (b...Lisa Hsu
2006-11-13Make CPU models signal to update the snoop rangesRon Dreslinski
2006-10-31Remove mem parameter. Now the translating port asks the CPU's dcache's peer ...Kevin Lim
2006-10-19refactor code for the packet, get rid of packet_impl.hhNathan Binkert
2006-10-09Have cpus send snoop rangesRon Dreslinski
2006-07-23This changeset gets the MIPS ISA pretty much working in the O3CPU. It builds,...Korey Sewell
2006-07-13Fix for bug when squashing and the fetching. Now fetch checks if the cache d...Kevin Lim
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 20:11:08 +0000