index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
o3
/
fetch_impl.hh
Age
Commit message (
Expand
)
Author
2011-11-18
SE/FS: Get rid of FULL_SYSTEM in the CPU directory.
Gabe Black
2011-09-09
Decode: Pull instruction decoding out of the StaticInst class into its own.
Gabe Black
2011-08-14
O3: When squashing, restore the macroop that should be used for fetching.
Gabe Black
2011-08-14
O3: Add a pointer to the macroop for a microop in the dyninst.
Gabe Black
2011-08-13
O3: At the end of an instruction, force fetchAddr to something sensible.
Gabe Black
2011-08-09
O3: Stop using the current macroop no matter why you're leaving it.
Gabe Black
2011-07-30
O3: Fix corner case squashing into the microcode ROM.
Gabe Black
2011-07-15
O3: Create a pipeline activity viewer for the O3 CPU model.
Giacomo Gabrielli
2011-07-10
O3: Fix up pipelining icache accesses in fetch stage to function properly
Geoffrey Blake
2011-07-10
O3: Make sure fetch doesn't go off into the weeds during speculation.
Ali Saidi
2011-06-10
o3: missing newlines on some dprintfs
Korey Sewell
2011-05-23
O3: Fix issue with interrupts/faults occuring in the middle of a macro-op
Geoffrey Blake
2011-04-15
trace: reimplement the DTRACE function so it doesn't use a vector
Nathan Binkert
2011-04-15
includes: sort all includes
Nathan Binkert
2011-04-04
ARM: Cleanup implementation of ITSTATE and put important code in PCState.
Ali Saidi
2011-03-17
O3: Send instruction back to fetch on squash to seed predecoder correctly.
Ali Saidi
2011-03-17
O3: Cleanup the commitInfo comm struct.
Ali Saidi
2011-03-17
Mem: Fix issue with dirty block being lost when entire block transferred to n...
Ali Saidi
2011-02-25
O3CPU: Fix iqCount and lsqCount SMT fetch policies.
Timothy M. Jones
2011-02-23
O3: Fix bug when a squash occurs right before TLB miss returns.
Ali Saidi
2011-02-13
O3: Fetch from the microcode ROM when needed.
Gabe Black
2011-02-11
O3: Fix pipeline restart when a table walk completes in the fetch stage.
Giacomo Gabrielli
2011-02-02
O3: Fix a style bug in O3.
Gabe Black
2011-01-18
O3: Fix some variable length instruction issues with the O3 CPU and ARM ISA.
Matt Horsnell
2011-01-18
O3: Fix mispredicts from non control instructions.
Matt Horsnell
2011-01-18
O3: Support timing translations for O3 CPU fetch.
Ali Saidi
2011-01-18
O3: Fixes fetch deadlock when the interrupt clears before CPU handles it.
Min Kyu Jeong
2011-01-07
Replace curTick global variable with accessor functions.
Steve Reinhardt
2010-11-15
O3: Make O3 support variably lengthed instructions.
Gabe Black
2010-10-31
ISA,CPU,etc: Create an ISA defined PC type that abstracts out ISA behaviors.
Gabe Black
2010-08-23
O3: Skipping mem-order violation check for uncachable loads.
Min Kyu Jeong
2010-08-23
ARM: Improve printing of uop disassembly.
Min Kyu Jeong
2009-09-26
O3: Mark fetch stage as active if it faults.
Steve Reinhardt
2009-09-23
arch: nuke arch/isa_specific.hh and move stuff to generated config/the_isa.hh
Nathan Binkert
2009-08-01
Fix setting of INST_FETCH flag for O3 CPU.
Steve Reinhardt
2009-05-26
types: add a type for thread IDs and try to use it everywhere
Nathan Binkert
2009-05-17
includes: sort includes again
Nathan Binkert
2009-05-17
types: Move stuff for global types into src/base/types.hh
Nathan Binkert
2009-04-18
o3-delay-slot-bpred: fix decode stage handling of uncdtl. branches.\n decode ...
Korey Sewell
2009-04-15
o3: handle fetch with no active threads correctly.
Steve Reinhardt
2009-04-08
tlb: More fixing of unified TLB
Nathan Binkert
2009-04-08
tlb: Don't separate the TLB classes into an instruction TLB and a data TLB
Gabe Black
2009-03-04
O3: Make numThreads error message more helpful.
Steve Reinhardt
2009-02-25
ISA: Replace the translate functions in the TLBs with translateAtomic.
Gabe Black
2009-02-25
CPU: Get rid of translate... functions from various interface classes.
Gabe Black
2008-11-02
Add in Context IDs to the simulator. From now on, cpuId is almost never used,
Lisa Hsu
2008-11-02
make BaseCPU the provider of _cpuId, and cpuId() instead of being scattered
Lisa Hsu
2008-08-11
params: Convert the CPU objects to use the auto generated param structs.
Nathan Binkert
2008-06-28
Backed out changeset 94a7bb476fca: caused memory leak.
Steve Reinhardt
2008-06-21
Generate more useful error messages for unconnected ports.
Steve Reinhardt
[next]