index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
o3
/
lsq_impl.hh
Age
Commit message (
Expand
)
Author
2013-09-11
cpu: Dynamically instantiate O3 CPU LSQUnits
Joel Hestness
2013-01-07
cpu: Rewrite O3 draining to avoid stopping in microcode
Andreas Sandberg
2013-01-07
cpu: Fix O3 LSQ debug dumping constness and formatting
Andreas Sandberg
2012-12-06
o3 cpu: remove some unused buggy functions in the lsq
Nathanael Premillieu
2012-05-01
MEM: Separate requests and responses for timing accesses
Andreas Hansson
2012-04-14
MEM: Separate snoops and normal memory requests/responses
Andreas Hansson
2012-02-24
CPU: Round-two unifying instr/data CPU ports across models
Andreas Hansson
2012-01-17
CPU: Moving towards a more general port across CPU models
Andreas Hansson
2012-01-17
MEM: Add port proxies instead of non-structural ports
Andreas Hansson
2011-09-13
LSQ: Only trigger a memory violation with a load/load if the value changes.
Ali Saidi
2011-06-10
o3: missing newlines on some dprintfs
Korey Sewell
2011-04-15
trace: reimplement the DTRACE function so it doesn't use a vector
Nathan Binkert
2011-01-07
Replace curTick global variable with accessor functions.
Steve Reinhardt
2009-05-26
types: add a type for thread IDs and try to use it everywhere
Nathan Binkert
2008-11-02
Add in Context IDs to the simulator. From now on, cpuId is almost never used,
Lisa Hsu
2008-09-26
O3CPU: Fix thread writeback logic.
Kevin Lim
2008-08-11
params: Convert the CPU objects to use the auto generated param structs.
Nathan Binkert
2008-06-28
Backed out changeset 94a7bb476fca: caused memory leak.
Steve Reinhardt
2008-06-21
Generate more useful error messages for unconnected ports.
Steve Reinhardt
2007-08-26
Merge with head
Gabe Black
2007-08-21
o3: Fix for retry ID bug.
Kevin Lim
2007-07-15
Fix up a bunch of multilevel coherence issues.
Steve Reinhardt
2007-04-04
Pass ISA-specific O3 CPU as a constructor parameter instead of using setCPU f...
Kevin Lim
2007-04-02
Remove/comment out DPRINTFs that were causing a segfault.
Kevin Lim
2007-03-09
Two fixes:
Kevin Lim
2006-12-21
style
Nathan Binkert
2006-12-20
don't use (*activeThreads).begin(), use activeThreads->blah().
Nathan Binkert
2006-11-13
Make CPU models signal to update the snoop ranges
Ron Dreslinski
2006-11-13
Change warn to DPRINTF.
Kevin Lim
2006-10-19
Small changes:
Ron Dreslinski
2006-10-17
Fixes for uni-coherence in timing mode for FS.
Ron Dreslinski
2006-10-08
Fixes for functional path.
Ron Dreslinski
2006-10-02
Updates to fix merge issues and bring almost everything up to working speed. ...
Kevin Lim
2006-09-30
Merge ktlim@zamp:./local/clean/o3-merge/m5
Kevin Lim
2006-08-16
Fixes for Kevins O3 model to work with the blocking caches.
Ron Dreslinski
2006-08-15
Cleaned up include files and got rid of many using directives in header files.
Gabe Black
2006-07-13
Move Dcache port creation from LSQUnit to LSQ in order to support Ron's recen...
Kevin Lim
2006-07-06
Support serializing and unserializing in the O3 CPU. Also a few small fixes ...
Kevin Lim
2006-06-16
Two updates that got combined into one ChangeSet accidentally. They're both ...
Kevin Lim
2006-06-13
Minor updates for stats.
Kevin Lim
2006-06-09
Removing of old code and adding in new comments.
Kevin Lim
2006-06-07
Update copyright.
Kevin Lim
2006-06-02
Fixes to get compiling to work. This is mainly fixing up some includes; chan...
Kevin Lim
